From 00b666bbc0cdfdf6a4357318a32081935f61295b Mon Sep 17 00:00:00 2001 From: Brendan Punsky Date: Mon, 15 Jun 2026 13:01:26 -0400 Subject: [PATCH] rexcode/arm64: NEON pairwise + variable-shift encode forms Adds 9 register-only three-same mnemonics (59 forms) via specgen: ADDP/SMAXP/SMINP/UMAXP/UMINP (pairwise) and SSHL/USHL/SRSHL/URSHL (per-lane variable shift). Verified: decode round-trips (ADDP/SSHL/SMAXP/URSHL), arm64 check + 461 tests pass. Skipped the already-implemented logical/compare/mul forms (AND_V/ORR_V/EOR_V/BIC_V/ORN_V/BSL/BIT/BIF/CMEQ/CMGT/CMHI/MUL_V) to avoid duplicate keys. --- core/rexcode/arm64/mnemonic_builders.odin | 36 + .../arm64/tablegen/encoding_table.odin | 77 + .../tablegen/generated/decode_tables.odin | 359 ++-- .../tablegen/generated/encode_tables.odin | 1470 +++++++++-------- core/rexcode/arm64/tablegen/specgen.lua | 2 + .../arm64/tables/arm64.encode_forms.bin | Bin 27740 -> 28920 bytes .../arm64/tables/arm64.encode_runs.bin | Bin 8960 -> 8960 bytes core/rexcode/arm64/tables/arm64.entries.bin | Bin 27780 -> 28960 bytes core/rexcode/arm64/tables/arm64.idx_op0.bin | Bin 64 -> 64 bytes 9 files changed, 1093 insertions(+), 851 deletions(-) diff --git a/core/rexcode/arm64/mnemonic_builders.odin b/core/rexcode/arm64/mnemonic_builders.odin index 40fc9a512..e2665e159 100644 --- a/core/rexcode/arm64/mnemonic_builders.odin +++ b/core/rexcode/arm64/mnemonic_builders.odin @@ -779,6 +779,16 @@ inst_saba_r_r_r :: #force_inline proc "contextless" (dst: Regist emit_saba_r_r_r :: #force_inline proc(instructions: ^[dynamic]Instruction, dst: Register, src: Register, src2: Register) { append(instructions, inst_saba_r_r_r(dst, src, src2)) } inst_uaba_r_r_r :: #force_inline proc "contextless" (dst: Register, src: Register, src2: Register) -> Instruction { return Instruction{mnemonic = .UABA, operand_count = 3, length = 4, ops = {op_v_8b(u8(reg_hw(dst))), op_v_8b(u8(reg_hw(src))), op_v_8b(u8(reg_hw(src2))), {}}} } emit_uaba_r_r_r :: #force_inline proc(instructions: ^[dynamic]Instruction, dst: Register, src: Register, src2: Register) { append(instructions, inst_uaba_r_r_r(dst, src, src2)) } +inst_addp_v_r_r_r :: #force_inline proc "contextless" (dst: Register, src: Register, src2: Register) -> Instruction { return Instruction{mnemonic = .ADDP_V, operand_count = 3, length = 4, ops = {op_v_8b(u8(reg_hw(dst))), op_v_8b(u8(reg_hw(src))), op_v_8b(u8(reg_hw(src2))), {}}} } +emit_addp_v_r_r_r :: #force_inline proc(instructions: ^[dynamic]Instruction, dst: Register, src: Register, src2: Register) { append(instructions, inst_addp_v_r_r_r(dst, src, src2)) } +inst_smaxp_r_r_r :: #force_inline proc "contextless" (dst: Register, src: Register, src2: Register) -> Instruction { return Instruction{mnemonic = .SMAXP, operand_count = 3, length = 4, ops = {op_v_8b(u8(reg_hw(dst))), op_v_8b(u8(reg_hw(src))), op_v_8b(u8(reg_hw(src2))), {}}} } +emit_smaxp_r_r_r :: #force_inline proc(instructions: ^[dynamic]Instruction, dst: Register, src: Register, src2: Register) { append(instructions, inst_smaxp_r_r_r(dst, src, src2)) } +inst_umaxp_r_r_r :: #force_inline proc "contextless" (dst: Register, src: Register, src2: Register) -> Instruction { return Instruction{mnemonic = .UMAXP, operand_count = 3, length = 4, ops = {op_v_8b(u8(reg_hw(dst))), op_v_8b(u8(reg_hw(src))), op_v_8b(u8(reg_hw(src2))), {}}} } +emit_umaxp_r_r_r :: #force_inline proc(instructions: ^[dynamic]Instruction, dst: Register, src: Register, src2: Register) { append(instructions, inst_umaxp_r_r_r(dst, src, src2)) } +inst_sminp_r_r_r :: #force_inline proc "contextless" (dst: Register, src: Register, src2: Register) -> Instruction { return Instruction{mnemonic = .SMINP, operand_count = 3, length = 4, ops = {op_v_8b(u8(reg_hw(dst))), op_v_8b(u8(reg_hw(src))), op_v_8b(u8(reg_hw(src2))), {}}} } +emit_sminp_r_r_r :: #force_inline proc(instructions: ^[dynamic]Instruction, dst: Register, src: Register, src2: Register) { append(instructions, inst_sminp_r_r_r(dst, src, src2)) } +inst_uminp_r_r_r :: #force_inline proc "contextless" (dst: Register, src: Register, src2: Register) -> Instruction { return Instruction{mnemonic = .UMINP, operand_count = 3, length = 4, ops = {op_v_8b(u8(reg_hw(dst))), op_v_8b(u8(reg_hw(src))), op_v_8b(u8(reg_hw(src2))), {}}} } +emit_uminp_r_r_r :: #force_inline proc(instructions: ^[dynamic]Instruction, dst: Register, src: Register, src2: Register) { append(instructions, inst_uminp_r_r_r(dst, src, src2)) } inst_sqdmulh_r_r_r :: #force_inline proc "contextless" (dst: Register, src: Register, src2: Register) -> Instruction { return Instruction{mnemonic = .SQDMULH, operand_count = 3, length = 4, ops = {op_v_4h(u8(reg_hw(dst))), op_v_4h(u8(reg_hw(src))), op_v_4h(u8(reg_hw(src2))), {}}} } emit_sqdmulh_r_r_r :: #force_inline proc(instructions: ^[dynamic]Instruction, dst: Register, src: Register, src2: Register) { append(instructions, inst_sqdmulh_r_r_r(dst, src, src2)) } inst_sqrdmulh_r_r_r :: #force_inline proc "contextless" (dst: Register, src: Register, src2: Register) -> Instruction { return Instruction{mnemonic = .SQRDMULH, operand_count = 3, length = 4, ops = {op_v_4h(u8(reg_hw(dst))), op_v_4h(u8(reg_hw(src))), op_v_4h(u8(reg_hw(src2))), {}}} } @@ -827,6 +837,14 @@ inst_bif_r_r_r :: #force_inline proc "contextless" (dst: Regist emit_bif_r_r_r :: #force_inline proc(instructions: ^[dynamic]Instruction, dst: Register, src: Register, src2: Register) { append(instructions, inst_bif_r_r_r(dst, src, src2)) } inst_bsl_r_r_r :: #force_inline proc "contextless" (dst: Register, src: Register, src2: Register) -> Instruction { return Instruction{mnemonic = .BSL, operand_count = 3, length = 4, ops = {op_v_16b(u8(reg_hw(dst))), op_v_16b(u8(reg_hw(src))), op_v_16b(u8(reg_hw(src2))), {}}} } emit_bsl_r_r_r :: #force_inline proc(instructions: ^[dynamic]Instruction, dst: Register, src: Register, src2: Register) { append(instructions, inst_bsl_r_r_r(dst, src, src2)) } +inst_srshl_r_r_r :: #force_inline proc "contextless" (dst: Register, src: Register, src2: Register) -> Instruction { return Instruction{mnemonic = .SRSHL, operand_count = 3, length = 4, ops = {op_v_8b(u8(reg_hw(dst))), op_v_8b(u8(reg_hw(src))), op_v_8b(u8(reg_hw(src2))), {}}} } +emit_srshl_r_r_r :: #force_inline proc(instructions: ^[dynamic]Instruction, dst: Register, src: Register, src2: Register) { append(instructions, inst_srshl_r_r_r(dst, src, src2)) } +inst_urshl_r_r_r :: #force_inline proc "contextless" (dst: Register, src: Register, src2: Register) -> Instruction { return Instruction{mnemonic = .URSHL, operand_count = 3, length = 4, ops = {op_v_8b(u8(reg_hw(dst))), op_v_8b(u8(reg_hw(src))), op_v_8b(u8(reg_hw(src2))), {}}} } +emit_urshl_r_r_r :: #force_inline proc(instructions: ^[dynamic]Instruction, dst: Register, src: Register, src2: Register) { append(instructions, inst_urshl_r_r_r(dst, src, src2)) } +inst_sshl_r_r_r :: #force_inline proc "contextless" (dst: Register, src: Register, src2: Register) -> Instruction { return Instruction{mnemonic = .SSHL, operand_count = 3, length = 4, ops = {op_v_8b(u8(reg_hw(dst))), op_v_8b(u8(reg_hw(src))), op_v_8b(u8(reg_hw(src2))), {}}} } +emit_sshl_r_r_r :: #force_inline proc(instructions: ^[dynamic]Instruction, dst: Register, src: Register, src2: Register) { append(instructions, inst_sshl_r_r_r(dst, src, src2)) } +inst_ushl_r_r_r :: #force_inline proc "contextless" (dst: Register, src: Register, src2: Register) -> Instruction { return Instruction{mnemonic = .USHL, operand_count = 3, length = 4, ops = {op_v_8b(u8(reg_hw(dst))), op_v_8b(u8(reg_hw(src))), op_v_8b(u8(reg_hw(src2))), {}}} } +emit_ushl_r_r_r :: #force_inline proc(instructions: ^[dynamic]Instruction, dst: Register, src: Register, src2: Register) { append(instructions, inst_ushl_r_r_r(dst, src, src2)) } inst_not_v_r_r :: #force_inline proc "contextless" (dst: Register, src: Register) -> Instruction { return Instruction{mnemonic = .NOT_V, operand_count = 2, length = 4, ops = {op_v_8b(u8(reg_hw(dst))), op_v_8b(u8(reg_hw(src))), {}, {}}} } emit_not_v_r_r :: #force_inline proc(instructions: ^[dynamic]Instruction, dst: Register, src: Register) { append(instructions, inst_not_v_r_r(dst, src)) } inst_rbit_v_r_r :: #force_inline proc "contextless" (dst: Register, src: Register) -> Instruction { return Instruction{mnemonic = .RBIT_V, operand_count = 2, length = 4, ops = {op_v_8b(u8(reg_hw(dst))), op_v_8b(u8(reg_hw(src))), {}, {}}} } @@ -2412,6 +2430,16 @@ inst_saba :: inst_saba_r_r_r emit_saba :: emit_saba_r_r_r inst_uaba :: inst_uaba_r_r_r emit_uaba :: emit_uaba_r_r_r +inst_addp_v :: inst_addp_v_r_r_r +emit_addp_v :: emit_addp_v_r_r_r +inst_smaxp :: inst_smaxp_r_r_r +emit_smaxp :: emit_smaxp_r_r_r +inst_umaxp :: inst_umaxp_r_r_r +emit_umaxp :: emit_umaxp_r_r_r +inst_sminp :: inst_sminp_r_r_r +emit_sminp :: emit_sminp_r_r_r +inst_uminp :: inst_uminp_r_r_r +emit_uminp :: emit_uminp_r_r_r inst_sqdmulh :: inst_sqdmulh_r_r_r emit_sqdmulh :: emit_sqdmulh_r_r_r inst_sqrdmulh :: inst_sqrdmulh_r_r_r @@ -2460,6 +2488,14 @@ inst_bif :: inst_bif_r_r_r emit_bif :: emit_bif_r_r_r inst_bsl :: inst_bsl_r_r_r emit_bsl :: emit_bsl_r_r_r +inst_srshl :: inst_srshl_r_r_r +emit_srshl :: emit_srshl_r_r_r +inst_urshl :: inst_urshl_r_r_r +emit_urshl :: emit_urshl_r_r_r +inst_sshl :: inst_sshl_r_r_r +emit_sshl :: emit_sshl_r_r_r +inst_ushl :: inst_ushl_r_r_r +emit_ushl :: emit_ushl_r_r_r inst_not_v :: inst_not_v_r_r emit_not_v :: emit_not_v_r_r inst_rbit_v :: inst_rbit_v_r_r diff --git a/core/rexcode/arm64/tablegen/encoding_table.odin b/core/rexcode/arm64/tablegen/encoding_table.odin index a701fed38..1f9f75879 100644 --- a/core/rexcode/arm64/tablegen/encoding_table.odin +++ b/core/rexcode/arm64/tablegen/encoding_table.odin @@ -3182,6 +3182,83 @@ ENCODING_TABLE := #partial [Mnemonic][]Encoding{ {.SQRDMULH, {.V_2S, .V_2S, .V_2S, .NONE}, {.VD, .VN, .VM, .NONE}, 0x2EA0B400, 0xFFE0FC00, .NEON, {}}, {.SQRDMULH, {.V_4S, .V_4S, .V_4S, .NONE}, {.VD, .VN, .VM, .NONE}, 0x6EA0B400, 0xFFE0FC00, .NEON, {}}, }, + .ADDP_V = { + {.ADDP_V, {.V_8B, .V_8B, .V_8B, .NONE}, {.VD, .VN, .VM, .NONE}, 0x0E20BC00, 0xFFE0FC00, .NEON, {}}, + {.ADDP_V, {.V_16B, .V_16B, .V_16B, .NONE}, {.VD, .VN, .VM, .NONE}, 0x4E20BC00, 0xFFE0FC00, .NEON, {}}, + {.ADDP_V, {.V_4H, .V_4H, .V_4H, .NONE}, {.VD, .VN, .VM, .NONE}, 0x0E60BC00, 0xFFE0FC00, .NEON, {}}, + {.ADDP_V, {.V_8H, .V_8H, .V_8H, .NONE}, {.VD, .VN, .VM, .NONE}, 0x4E60BC00, 0xFFE0FC00, .NEON, {}}, + {.ADDP_V, {.V_2S, .V_2S, .V_2S, .NONE}, {.VD, .VN, .VM, .NONE}, 0x0EA0BC00, 0xFFE0FC00, .NEON, {}}, + {.ADDP_V, {.V_4S, .V_4S, .V_4S, .NONE}, {.VD, .VN, .VM, .NONE}, 0x4EA0BC00, 0xFFE0FC00, .NEON, {}}, + {.ADDP_V, {.V_2D, .V_2D, .V_2D, .NONE}, {.VD, .VN, .VM, .NONE}, 0x4EE0BC00, 0xFFE0FC00, .NEON, {}}, + }, + .SMAXP = { + {.SMAXP, {.V_8B, .V_8B, .V_8B, .NONE}, {.VD, .VN, .VM, .NONE}, 0x0E20A400, 0xFFE0FC00, .NEON, {}}, + {.SMAXP, {.V_16B, .V_16B, .V_16B, .NONE}, {.VD, .VN, .VM, .NONE}, 0x4E20A400, 0xFFE0FC00, .NEON, {}}, + {.SMAXP, {.V_4H, .V_4H, .V_4H, .NONE}, {.VD, .VN, .VM, .NONE}, 0x0E60A400, 0xFFE0FC00, .NEON, {}}, + {.SMAXP, {.V_8H, .V_8H, .V_8H, .NONE}, {.VD, .VN, .VM, .NONE}, 0x4E60A400, 0xFFE0FC00, .NEON, {}}, + {.SMAXP, {.V_2S, .V_2S, .V_2S, .NONE}, {.VD, .VN, .VM, .NONE}, 0x0EA0A400, 0xFFE0FC00, .NEON, {}}, + {.SMAXP, {.V_4S, .V_4S, .V_4S, .NONE}, {.VD, .VN, .VM, .NONE}, 0x4EA0A400, 0xFFE0FC00, .NEON, {}}, + }, + .SMINP = { + {.SMINP, {.V_8B, .V_8B, .V_8B, .NONE}, {.VD, .VN, .VM, .NONE}, 0x0E20AC00, 0xFFE0FC00, .NEON, {}}, + {.SMINP, {.V_16B, .V_16B, .V_16B, .NONE}, {.VD, .VN, .VM, .NONE}, 0x4E20AC00, 0xFFE0FC00, .NEON, {}}, + {.SMINP, {.V_4H, .V_4H, .V_4H, .NONE}, {.VD, .VN, .VM, .NONE}, 0x0E60AC00, 0xFFE0FC00, .NEON, {}}, + {.SMINP, {.V_8H, .V_8H, .V_8H, .NONE}, {.VD, .VN, .VM, .NONE}, 0x4E60AC00, 0xFFE0FC00, .NEON, {}}, + {.SMINP, {.V_2S, .V_2S, .V_2S, .NONE}, {.VD, .VN, .VM, .NONE}, 0x0EA0AC00, 0xFFE0FC00, .NEON, {}}, + {.SMINP, {.V_4S, .V_4S, .V_4S, .NONE}, {.VD, .VN, .VM, .NONE}, 0x4EA0AC00, 0xFFE0FC00, .NEON, {}}, + }, + .UMAXP = { + {.UMAXP, {.V_8B, .V_8B, .V_8B, .NONE}, {.VD, .VN, .VM, .NONE}, 0x2E20A400, 0xFFE0FC00, .NEON, {}}, + {.UMAXP, {.V_16B, .V_16B, .V_16B, .NONE}, {.VD, .VN, .VM, .NONE}, 0x6E20A400, 0xFFE0FC00, .NEON, {}}, + {.UMAXP, {.V_4H, .V_4H, .V_4H, .NONE}, {.VD, .VN, .VM, .NONE}, 0x2E60A400, 0xFFE0FC00, .NEON, {}}, + {.UMAXP, {.V_8H, .V_8H, .V_8H, .NONE}, {.VD, .VN, .VM, .NONE}, 0x6E60A400, 0xFFE0FC00, .NEON, {}}, + {.UMAXP, {.V_2S, .V_2S, .V_2S, .NONE}, {.VD, .VN, .VM, .NONE}, 0x2EA0A400, 0xFFE0FC00, .NEON, {}}, + {.UMAXP, {.V_4S, .V_4S, .V_4S, .NONE}, {.VD, .VN, .VM, .NONE}, 0x6EA0A400, 0xFFE0FC00, .NEON, {}}, + }, + .UMINP = { + {.UMINP, {.V_8B, .V_8B, .V_8B, .NONE}, {.VD, .VN, .VM, .NONE}, 0x2E20AC00, 0xFFE0FC00, .NEON, {}}, + {.UMINP, {.V_16B, .V_16B, .V_16B, .NONE}, {.VD, .VN, .VM, .NONE}, 0x6E20AC00, 0xFFE0FC00, .NEON, {}}, + {.UMINP, {.V_4H, .V_4H, .V_4H, .NONE}, {.VD, .VN, .VM, .NONE}, 0x2E60AC00, 0xFFE0FC00, .NEON, {}}, + {.UMINP, {.V_8H, .V_8H, .V_8H, .NONE}, {.VD, .VN, .VM, .NONE}, 0x6E60AC00, 0xFFE0FC00, .NEON, {}}, + {.UMINP, {.V_2S, .V_2S, .V_2S, .NONE}, {.VD, .VN, .VM, .NONE}, 0x2EA0AC00, 0xFFE0FC00, .NEON, {}}, + {.UMINP, {.V_4S, .V_4S, .V_4S, .NONE}, {.VD, .VN, .VM, .NONE}, 0x6EA0AC00, 0xFFE0FC00, .NEON, {}}, + }, + .SSHL = { + {.SSHL, {.V_8B, .V_8B, .V_8B, .NONE}, {.VD, .VN, .VM, .NONE}, 0x0E204400, 0xFFE0FC00, .NEON, {}}, + {.SSHL, {.V_16B, .V_16B, .V_16B, .NONE}, {.VD, .VN, .VM, .NONE}, 0x4E204400, 0xFFE0FC00, .NEON, {}}, + {.SSHL, {.V_4H, .V_4H, .V_4H, .NONE}, {.VD, .VN, .VM, .NONE}, 0x0E604400, 0xFFE0FC00, .NEON, {}}, + {.SSHL, {.V_8H, .V_8H, .V_8H, .NONE}, {.VD, .VN, .VM, .NONE}, 0x4E604400, 0xFFE0FC00, .NEON, {}}, + {.SSHL, {.V_2S, .V_2S, .V_2S, .NONE}, {.VD, .VN, .VM, .NONE}, 0x0EA04400, 0xFFE0FC00, .NEON, {}}, + {.SSHL, {.V_4S, .V_4S, .V_4S, .NONE}, {.VD, .VN, .VM, .NONE}, 0x4EA04400, 0xFFE0FC00, .NEON, {}}, + {.SSHL, {.V_2D, .V_2D, .V_2D, .NONE}, {.VD, .VN, .VM, .NONE}, 0x4EE04400, 0xFFE0FC00, .NEON, {}}, + }, + .USHL = { + {.USHL, {.V_8B, .V_8B, .V_8B, .NONE}, {.VD, .VN, .VM, .NONE}, 0x2E204400, 0xFFE0FC00, .NEON, {}}, + {.USHL, {.V_16B, .V_16B, .V_16B, .NONE}, {.VD, .VN, .VM, .NONE}, 0x6E204400, 0xFFE0FC00, .NEON, {}}, + {.USHL, {.V_4H, .V_4H, .V_4H, .NONE}, {.VD, .VN, .VM, .NONE}, 0x2E604400, 0xFFE0FC00, .NEON, {}}, + {.USHL, {.V_8H, .V_8H, .V_8H, .NONE}, {.VD, .VN, .VM, .NONE}, 0x6E604400, 0xFFE0FC00, .NEON, {}}, + {.USHL, {.V_2S, .V_2S, .V_2S, .NONE}, {.VD, .VN, .VM, .NONE}, 0x2EA04400, 0xFFE0FC00, .NEON, {}}, + {.USHL, {.V_4S, .V_4S, .V_4S, .NONE}, {.VD, .VN, .VM, .NONE}, 0x6EA04400, 0xFFE0FC00, .NEON, {}}, + {.USHL, {.V_2D, .V_2D, .V_2D, .NONE}, {.VD, .VN, .VM, .NONE}, 0x6EE04400, 0xFFE0FC00, .NEON, {}}, + }, + .SRSHL = { + {.SRSHL, {.V_8B, .V_8B, .V_8B, .NONE}, {.VD, .VN, .VM, .NONE}, 0x0E205400, 0xFFE0FC00, .NEON, {}}, + {.SRSHL, {.V_16B, .V_16B, .V_16B, .NONE}, {.VD, .VN, .VM, .NONE}, 0x4E205400, 0xFFE0FC00, .NEON, {}}, + {.SRSHL, {.V_4H, .V_4H, .V_4H, .NONE}, {.VD, .VN, .VM, .NONE}, 0x0E605400, 0xFFE0FC00, .NEON, {}}, + {.SRSHL, {.V_8H, .V_8H, .V_8H, .NONE}, {.VD, .VN, .VM, .NONE}, 0x4E605400, 0xFFE0FC00, .NEON, {}}, + {.SRSHL, {.V_2S, .V_2S, .V_2S, .NONE}, {.VD, .VN, .VM, .NONE}, 0x0EA05400, 0xFFE0FC00, .NEON, {}}, + {.SRSHL, {.V_4S, .V_4S, .V_4S, .NONE}, {.VD, .VN, .VM, .NONE}, 0x4EA05400, 0xFFE0FC00, .NEON, {}}, + {.SRSHL, {.V_2D, .V_2D, .V_2D, .NONE}, {.VD, .VN, .VM, .NONE}, 0x4EE05400, 0xFFE0FC00, .NEON, {}}, + }, + .URSHL = { + {.URSHL, {.V_8B, .V_8B, .V_8B, .NONE}, {.VD, .VN, .VM, .NONE}, 0x2E205400, 0xFFE0FC00, .NEON, {}}, + {.URSHL, {.V_16B, .V_16B, .V_16B, .NONE}, {.VD, .VN, .VM, .NONE}, 0x6E205400, 0xFFE0FC00, .NEON, {}}, + {.URSHL, {.V_4H, .V_4H, .V_4H, .NONE}, {.VD, .VN, .VM, .NONE}, 0x2E605400, 0xFFE0FC00, .NEON, {}}, + {.URSHL, {.V_8H, .V_8H, .V_8H, .NONE}, {.VD, .VN, .VM, .NONE}, 0x6E605400, 0xFFE0FC00, .NEON, {}}, + {.URSHL, {.V_2S, .V_2S, .V_2S, .NONE}, {.VD, .VN, .VM, .NONE}, 0x2EA05400, 0xFFE0FC00, .NEON, {}}, + {.URSHL, {.V_4S, .V_4S, .V_4S, .NONE}, {.VD, .VN, .VM, .NONE}, 0x6EA05400, 0xFFE0FC00, .NEON, {}}, + {.URSHL, {.V_2D, .V_2D, .V_2D, .NONE}, {.VD, .VN, .VM, .NONE}, 0x6EE05400, 0xFFE0FC00, .NEON, {}}, + }, // Advanced SIMD two-register misc. .NOT_V = { diff --git a/core/rexcode/arm64/tablegen/generated/decode_tables.odin b/core/rexcode/arm64/tablegen/generated/decode_tables.odin index f2f6865dd..cb53f2598 100644 --- a/core/rexcode/arm64/tablegen/generated/decode_tables.odin +++ b/core/rexcode/arm64/tablegen/generated/decode_tables.odin @@ -8,7 +8,7 @@ package rexcode_arm64_generated import lib "../.." @(rodata) -DECODE_ENTRIES := [1389]lib.Decode_Entry{ +DECODE_ENTRIES := [1448]lib.Decode_Entry{ { .AMX_SET, {.NONE,.NONE,.NONE,.NONE}, {.NONE,.NONE,.NONE,.NONE}, 0x00201220, 0xFFFFFFFF, .AMX, {} }, { .AMX_CLR, {.NONE,.NONE,.NONE,.NONE}, {.NONE,.NONE,.NONE,.NONE}, 0x00201240, 0xFFFFFFFF, .AMX, {} }, { .AMX_LDX, {.X_REG,.NONE,.NONE,.NONE}, {.RT,.NONE,.NONE,.NONE}, 0x00201000, 0xFFFFFFE0, .AMX, {is_64=true} }, @@ -60,8 +60,8 @@ DECODE_ENTRIES := [1389]lib.Decode_Entry{ { .SME_FMOPS, {.ZA_TILE_S,.P_REG_MERGE,.P_REG_MERGE,.Z_REG_S}, {.ZA_TILE_NUM_S,.PG,.PM3,.VN}, 0x80800010, 0xFFE08010, .SME, {} }, { .SME_BFMOPA, {.ZA_TILE_S,.P_REG_MERGE,.P_REG_MERGE,.Z_REG_H}, {.ZA_TILE_NUM_S,.PG,.PM3,.VN}, 0x81800000, 0xFFE08010, .SME, {} }, { .SME_BFMOPS, {.ZA_TILE_S,.P_REG_MERGE,.P_REG_MERGE,.Z_REG_H}, {.ZA_TILE_NUM_S,.PG,.PM3,.VN}, 0x81800010, 0xFFE08010, .SME, {} }, - { .SME_SMOPA, {.ZA_TILE_S,.P_REG_MERGE,.P_REG_MERGE,.Z_REG_B}, {.ZA_TILE_NUM_S,.PG,.PM3,.VN}, 0xA0800000, 0xFFE08010, .SME, {} }, { .SME_SMOPA, {.ZA_TILE_D,.P_REG_MERGE,.P_REG_MERGE,.Z_REG_H}, {.ZA_TILE_NUM_D,.PG,.PM3,.VN}, 0xA0C00000, 0xFFE08010, .SME, {is_64=true} }, + { .SME_SMOPA, {.ZA_TILE_S,.P_REG_MERGE,.P_REG_MERGE,.Z_REG_B}, {.ZA_TILE_NUM_S,.PG,.PM3,.VN}, 0xA0800000, 0xFFE08010, .SME, {} }, { .SME_SMOPS, {.ZA_TILE_S,.P_REG_MERGE,.P_REG_MERGE,.Z_REG_B}, {.ZA_TILE_NUM_S,.PG,.PM3,.VN}, 0xA0800010, 0xFFE08010, .SME, {} }, { .SME_SMOPS, {.ZA_TILE_D,.P_REG_MERGE,.P_REG_MERGE,.Z_REG_H}, {.ZA_TILE_NUM_D,.PG,.PM3,.VN}, 0xA0C00010, 0xFFE08010, .SME, {is_64=true} }, { .SME_UMOPA, {.ZA_TILE_D,.P_REG_MERGE,.P_REG_MERGE,.Z_REG_H}, {.ZA_TILE_NUM_D,.PG,.PM3,.VN}, 0xA1E00000, 0xFFE08010, .SME, {is_64=true} }, @@ -93,13 +93,13 @@ DECODE_ENTRIES := [1389]lib.Decode_Entry{ { .SVE_PTRUE, {.P_REG,.SVE_PATTERN,.NONE,.NONE}, {.PD,.SVE_PATTERN,.NONE,.NONE}, 0x2518E000, 0xFFFFFC10, .SVE, {} }, { .SVE_PTRUES, {.P_REG,.SVE_PATTERN,.NONE,.NONE}, {.PD,.SVE_PATTERN,.NONE,.NONE}, 0x2519E000, 0xFFFFFC10, .SVE, {sets_flags=true} }, { .SVE_DUP_Z, {.Z_REG_H,.W_REG,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x05603800, 0xFFFFFC00, .SVE, {} }, - { .SVE_DUP_Z, {.Z_REG_B,.W_REG,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x05203800, 0xFFFFFC00, .SVE, {} }, { .SVE_DUP_Z, {.Z_REG_D,.X_REG,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x05E03800, 0xFFFFFC00, .SVE, {is_64=true} }, + { .SVE_DUP_Z, {.Z_REG_B,.W_REG,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x05203800, 0xFFFFFC00, .SVE, {} }, { .SVE_DUP_Z, {.Z_REG_S,.W_REG,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x05A03800, 0xFFFFFC00, .SVE, {} }, + { .SVE_REV_Z, {.Z_REG_H,.Z_REG_H,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x05783800, 0xFFFFFC00, .SVE, {} }, { .SVE_REV_Z, {.Z_REG_S,.Z_REG_S,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x05B83800, 0xFFFFFC00, .SVE, {} }, { .SVE_REV_Z, {.Z_REG_B,.Z_REG_B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x05383800, 0xFFFFFC00, .SVE, {} }, { .SVE_REV_Z, {.Z_REG_D,.Z_REG_D,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x05F83800, 0xFFFFFC00, .SVE, {is_64=true} }, - { .SVE_REV_Z, {.Z_REG_H,.Z_REG_H,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x05783800, 0xFFFFFC00, .SVE, {} }, { .SVE_AESE, {.Z_REG_B,.Z_REG_B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x4522E000, 0xFFFFFC00, .SVE2, {} }, { .SVE_AESD, {.Z_REG_B,.Z_REG_B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x4522E400, 0xFFFFFC00, .SVE2, {} }, { .SME_RDSVL, {.X_REG,.IMM_6,.NONE,.NONE}, {.RD,.IMM6,.NONE,.NONE}, 0x04BF5800, 0xFFFFFC00, .SME, {is_64=true} }, @@ -117,35 +117,35 @@ DECODE_ENTRIES := [1389]lib.Decode_Entry{ { .SVE_BFCVT, {.Z_REG_H,.P_REG_MERGE,.Z_REG_S,.NONE}, {.VD,.PG,.VN,.NONE}, 0x658AA000, 0xFFFFE000, .SVE, {} }, { .SVE_BFCVTNT, {.Z_REG_H,.P_REG_MERGE,.Z_REG_S,.NONE}, {.VD,.PG,.VN,.NONE}, 0x648AA000, 0xFFFFE000, .SVE, {} }, { .SVE_ADD_Z, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04E00000, 0xFFE0FC00, .SVE, {is_64=true} }, + { .SVE_ADD_Z, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04A00000, 0xFFE0FC00, .SVE, {} }, { .SVE_ADD_Z, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04600000, 0xFFE0FC00, .SVE, {} }, { .SVE_ADD_Z, {.Z_REG_B,.Z_REG_B,.Z_REG_B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04200000, 0xFFE0FC00, .SVE, {} }, - { .SVE_ADD_Z, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04A00000, 0xFFE0FC00, .SVE, {} }, - { .SVE_SUB_Z, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04E00400, 0xFFE0FC00, .SVE, {is_64=true} }, { .SVE_SUB_Z, {.Z_REG_B,.Z_REG_B,.Z_REG_B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04200400, 0xFFE0FC00, .SVE, {} }, - { .SVE_SUB_Z, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04A00400, 0xFFE0FC00, .SVE, {} }, + { .SVE_SUB_Z, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04E00400, 0xFFE0FC00, .SVE, {is_64=true} }, { .SVE_SUB_Z, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04600400, 0xFFE0FC00, .SVE, {} }, - { .SVE_SQADD_Z, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04E01000, 0xFFE0FC00, .SVE, {is_64=true} }, - { .SVE_SQADD_Z, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04A01000, 0xFFE0FC00, .SVE, {} }, - { .SVE_SQADD_Z, {.Z_REG_B,.Z_REG_B,.Z_REG_B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04201000, 0xFFE0FC00, .SVE, {} }, + { .SVE_SUB_Z, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04A00400, 0xFFE0FC00, .SVE, {} }, { .SVE_SQADD_Z, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04601000, 0xFFE0FC00, .SVE, {} }, + { .SVE_SQADD_Z, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04A01000, 0xFFE0FC00, .SVE, {} }, + { .SVE_SQADD_Z, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04E01000, 0xFFE0FC00, .SVE, {is_64=true} }, + { .SVE_SQADD_Z, {.Z_REG_B,.Z_REG_B,.Z_REG_B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04201000, 0xFFE0FC00, .SVE, {} }, { .SVE_UQADD_Z, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04A01400, 0xFFE0FC00, .SVE, {} }, + { .SVE_UQADD_Z, {.Z_REG_B,.Z_REG_B,.Z_REG_B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04201400, 0xFFE0FC00, .SVE, {} }, { .SVE_UQADD_Z, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04601400, 0xFFE0FC00, .SVE, {} }, { .SVE_UQADD_Z, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04E01400, 0xFFE0FC00, .SVE, {is_64=true} }, - { .SVE_UQADD_Z, {.Z_REG_B,.Z_REG_B,.Z_REG_B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04201400, 0xFFE0FC00, .SVE, {} }, + { .SVE_SQSUB_Z, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04E01800, 0xFFE0FC00, .SVE, {is_64=true} }, { .SVE_SQSUB_Z, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04601800, 0xFFE0FC00, .SVE, {} }, { .SVE_SQSUB_Z, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04A01800, 0xFFE0FC00, .SVE, {} }, - { .SVE_SQSUB_Z, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04E01800, 0xFFE0FC00, .SVE, {is_64=true} }, { .SVE_SQSUB_Z, {.Z_REG_B,.Z_REG_B,.Z_REG_B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04201800, 0xFFE0FC00, .SVE, {} }, { .SVE_UQSUB_Z, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04601C00, 0xFFE0FC00, .SVE, {} }, + { .SVE_UQSUB_Z, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04E01C00, 0xFFE0FC00, .SVE, {is_64=true} }, { .SVE_UQSUB_Z, {.Z_REG_B,.Z_REG_B,.Z_REG_B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04201C00, 0xFFE0FC00, .SVE, {} }, { .SVE_UQSUB_Z, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04A01C00, 0xFFE0FC00, .SVE, {} }, - { .SVE_UQSUB_Z, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04E01C00, 0xFFE0FC00, .SVE, {is_64=true} }, { .SVE_FADD_Z, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x65400000, 0xFFE0FC00, .SVE, {} }, - { .SVE_FADD_Z, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x65C00000, 0xFFE0FC00, .SVE, {is_64=true} }, { .SVE_FADD_Z, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x65800000, 0xFFE0FC00, .SVE, {} }, - { .SVE_FSUB_Z, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x65C00400, 0xFFE0FC00, .SVE, {is_64=true} }, - { .SVE_FSUB_Z, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x65400400, 0xFFE0FC00, .SVE, {} }, + { .SVE_FADD_Z, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x65C00000, 0xFFE0FC00, .SVE, {is_64=true} }, { .SVE_FSUB_Z, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x65800400, 0xFFE0FC00, .SVE, {} }, + { .SVE_FSUB_Z, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x65400400, 0xFFE0FC00, .SVE, {} }, + { .SVE_FSUB_Z, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x65C00400, 0xFFE0FC00, .SVE, {is_64=true} }, { .SVE_FMUL_Z, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x65400800, 0xFFE0FC00, .SVE, {} }, { .SVE_FMUL_Z, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x65C00800, 0xFFE0FC00, .SVE, {is_64=true} }, { .SVE_FMUL_Z, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x65800800, 0xFFE0FC00, .SVE, {} }, @@ -155,53 +155,53 @@ DECODE_ENTRIES := [1389]lib.Decode_Entry{ { .SVE_FRSQRTS, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x65C01C00, 0xFFE0FC00, .SVE, {is_64=true} }, { .SVE_FRSQRTS, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x65401C00, 0xFFE0FC00, .SVE, {} }, { .SVE_FRSQRTS, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x65801C00, 0xFFE0FC00, .SVE, {} }, + { .SVE_FTSMUL, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x65C00C00, 0xFFE0FC00, .SVE, {is_64=true} }, { .SVE_FTSMUL, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x65400C00, 0xFFE0FC00, .SVE, {} }, { .SVE_FTSMUL, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x65800C00, 0xFFE0FC00, .SVE, {} }, - { .SVE_FTSMUL, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x65C00C00, 0xFFE0FC00, .SVE, {is_64=true} }, { .SVE_TBL, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05E03000, 0xFFE0FC00, .SVE, {is_64=true} }, - { .SVE_TBL, {.Z_REG_B,.Z_REG_B,.Z_REG_B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05203000, 0xFFE0FC00, .SVE, {} }, { .SVE_TBL, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05A03000, 0xFFE0FC00, .SVE, {} }, { .SVE_TBL, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05603000, 0xFFE0FC00, .SVE, {} }, - { .SVE_ZIP1_Z, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05E06000, 0xFFE0FC00, .SVE, {is_64=true} }, - { .SVE_ZIP1_Z, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05606000, 0xFFE0FC00, .SVE, {} }, - { .SVE_ZIP1_Z, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05A06000, 0xFFE0FC00, .SVE, {} }, + { .SVE_TBL, {.Z_REG_B,.Z_REG_B,.Z_REG_B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05203000, 0xFFE0FC00, .SVE, {} }, { .SVE_ZIP1_Z, {.Z_REG_B,.Z_REG_B,.Z_REG_B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05206000, 0xFFE0FC00, .SVE, {} }, - { .SVE_ZIP2_Z, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05E06400, 0xFFE0FC00, .SVE, {is_64=true} }, - { .SVE_ZIP2_Z, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05606400, 0xFFE0FC00, .SVE, {} }, + { .SVE_ZIP1_Z, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05A06000, 0xFFE0FC00, .SVE, {} }, + { .SVE_ZIP1_Z, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05606000, 0xFFE0FC00, .SVE, {} }, + { .SVE_ZIP1_Z, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05E06000, 0xFFE0FC00, .SVE, {is_64=true} }, { .SVE_ZIP2_Z, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05A06400, 0xFFE0FC00, .SVE, {} }, { .SVE_ZIP2_Z, {.Z_REG_B,.Z_REG_B,.Z_REG_B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05206400, 0xFFE0FC00, .SVE, {} }, - { .SVE_UZP1_Z, {.Z_REG_B,.Z_REG_B,.Z_REG_B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05206800, 0xFFE0FC00, .SVE, {} }, + { .SVE_ZIP2_Z, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05E06400, 0xFFE0FC00, .SVE, {is_64=true} }, + { .SVE_ZIP2_Z, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05606400, 0xFFE0FC00, .SVE, {} }, { .SVE_UZP1_Z, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05E06800, 0xFFE0FC00, .SVE, {is_64=true} }, - { .SVE_UZP1_Z, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05A06800, 0xFFE0FC00, .SVE, {} }, { .SVE_UZP1_Z, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05606800, 0xFFE0FC00, .SVE, {} }, + { .SVE_UZP1_Z, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05A06800, 0xFFE0FC00, .SVE, {} }, + { .SVE_UZP1_Z, {.Z_REG_B,.Z_REG_B,.Z_REG_B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05206800, 0xFFE0FC00, .SVE, {} }, { .SVE_UZP2_Z, {.Z_REG_B,.Z_REG_B,.Z_REG_B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05206C00, 0xFFE0FC00, .SVE, {} }, - { .SVE_UZP2_Z, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05E06C00, 0xFFE0FC00, .SVE, {is_64=true} }, { .SVE_UZP2_Z, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05606C00, 0xFFE0FC00, .SVE, {} }, { .SVE_UZP2_Z, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05A06C00, 0xFFE0FC00, .SVE, {} }, + { .SVE_UZP2_Z, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05E06C00, 0xFFE0FC00, .SVE, {is_64=true} }, + { .SVE_TRN1_Z, {.Z_REG_B,.Z_REG_B,.Z_REG_B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05207000, 0xFFE0FC00, .SVE, {} }, { .SVE_TRN1_Z, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05A07000, 0xFFE0FC00, .SVE, {} }, { .SVE_TRN1_Z, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05607000, 0xFFE0FC00, .SVE, {} }, - { .SVE_TRN1_Z, {.Z_REG_B,.Z_REG_B,.Z_REG_B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05207000, 0xFFE0FC00, .SVE, {} }, { .SVE_TRN1_Z, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05E07000, 0xFFE0FC00, .SVE, {is_64=true} }, - { .SVE_TRN2_Z, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05A07400, 0xFFE0FC00, .SVE, {} }, { .SVE_TRN2_Z, {.Z_REG_B,.Z_REG_B,.Z_REG_B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05207400, 0xFFE0FC00, .SVE, {} }, { .SVE_TRN2_Z, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05E07400, 0xFFE0FC00, .SVE, {is_64=true} }, + { .SVE_TRN2_Z, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05A07400, 0xFFE0FC00, .SVE, {} }, { .SVE_TRN2_Z, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05607400, 0xFFE0FC00, .SVE, {} }, - { .SVE_SQRDMLAH, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x44807000, 0xFFE0FC00, .SVE2, {} }, { .SVE_SQRDMLAH, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x44C07000, 0xFFE0FC00, .SVE2, {is_64=true} }, - { .SVE_SQRDMLAH, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x44407000, 0xFFE0FC00, .SVE2, {} }, + { .SVE_SQRDMLAH, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x44807000, 0xFFE0FC00, .SVE2, {} }, { .SVE_SQRDMLAH, {.Z_REG_B,.Z_REG_B,.Z_REG_B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x44007000, 0xFFE0FC00, .SVE2, {} }, - { .SVE_SQRDMLSH, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x44C07400, 0xFFE0FC00, .SVE2, {is_64=true} }, - { .SVE_SQRDMLSH, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x44807400, 0xFFE0FC00, .SVE2, {} }, + { .SVE_SQRDMLAH, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x44407000, 0xFFE0FC00, .SVE2, {} }, { .SVE_SQRDMLSH, {.Z_REG_B,.Z_REG_B,.Z_REG_B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x44007400, 0xFFE0FC00, .SVE2, {} }, { .SVE_SQRDMLSH, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x44407400, 0xFFE0FC00, .SVE2, {} }, + { .SVE_SQRDMLSH, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x44807400, 0xFFE0FC00, .SVE2, {} }, + { .SVE_SQRDMLSH, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x44C07400, 0xFFE0FC00, .SVE2, {is_64=true} }, { .SVE_ADCLB, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4540D000, 0xFFE0FC00, .SVE2, {is_64=true} }, { .SVE_ADCLB, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4500D000, 0xFFE0FC00, .SVE2, {} }, { .SVE_ADCLT, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4540D400, 0xFFE0FC00, .SVE2, {is_64=true} }, { .SVE_ADCLT, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4500D400, 0xFFE0FC00, .SVE2, {} }, { .SVE_SBCLB, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x45C0D000, 0xFFE0FC00, .SVE2, {is_64=true} }, { .SVE_SBCLB, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4580D000, 0xFFE0FC00, .SVE2, {} }, - { .SVE_SBCLT, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x45C0D400, 0xFFE0FC00, .SVE2, {is_64=true} }, { .SVE_SBCLT, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4580D400, 0xFFE0FC00, .SVE2, {} }, + { .SVE_SBCLT, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x45C0D400, 0xFFE0FC00, .SVE2, {is_64=true} }, { .SVE_TBL2, {.Z_REG_B,.Z_REG_B,.Z_REG_B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05202800, 0xFFE0FC00, .SVE2, {} }, { .SVE_TBX, {.Z_REG_B,.Z_REG_B,.Z_REG_B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05202C00, 0xFFE0FC00, .SVE2, {} }, { .SVE_HISTSEG, {.Z_REG_B,.Z_REG_B,.Z_REG_B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4520A000, 0xFFE0FC00, .SVE2, {} }, @@ -246,25 +246,25 @@ DECODE_ENTRIES := [1389]lib.Decode_Entry{ { .SVE_BICS_P, {.P_REG,.P_REG_ZERO,.P_REG,.P_REG}, {.PD,.PG4,.PN,.PM}, 0x25404010, 0xFFE0C210, .SVE, {sets_flags=true} }, { .SVE_ORRS_P, {.P_REG,.P_REG_ZERO,.P_REG,.P_REG}, {.PD,.PG4,.PN,.PM}, 0x25C04000, 0xFFE0C210, .SVE, {sets_flags=true} }, { .SVE_EORS_P, {.P_REG,.P_REG_ZERO,.P_REG,.P_REG}, {.PD,.PG4,.PN,.PM}, 0x25404200, 0xFFE0C210, .SVE, {sets_flags=true} }, - { .SVE_CMPNE, {.P_REG,.P_REG_ZERO,.Z_REG_B,.Z_REG_B}, {.PD,.PG,.VN,.VM}, 0x2400A010, 0xFFE0E010, .SVE, {sets_flags=true} }, { .SVE_CMPNE, {.P_REG,.P_REG_ZERO,.Z_REG_D,.Z_REG_D}, {.PD,.PG,.VN,.VM}, 0x24C0A010, 0xFFE0E010, .SVE, {sets_flags=true, is_64=true} }, + { .SVE_CMPNE, {.P_REG,.P_REG_ZERO,.Z_REG_B,.Z_REG_B}, {.PD,.PG,.VN,.VM}, 0x2400A010, 0xFFE0E010, .SVE, {sets_flags=true} }, { .SVE_CMPNE, {.P_REG,.P_REG_ZERO,.Z_REG_H,.Z_REG_H}, {.PD,.PG,.VN,.VM}, 0x2440A010, 0xFFE0E010, .SVE, {sets_flags=true} }, { .SVE_CMPNE, {.P_REG,.P_REG_ZERO,.Z_REG_S,.Z_REG_S}, {.PD,.PG,.VN,.VM}, 0x2480A010, 0xFFE0E010, .SVE, {sets_flags=true} }, { .SVE_CMPGE, {.P_REG,.P_REG_ZERO,.Z_REG_H,.Z_REG_H}, {.PD,.PG,.VN,.VM}, 0x24408000, 0xFFE0E010, .SVE, {sets_flags=true} }, + { .SVE_CMPGE, {.P_REG,.P_REG_ZERO,.Z_REG_D,.Z_REG_D}, {.PD,.PG,.VN,.VM}, 0x24C08000, 0xFFE0E010, .SVE, {sets_flags=true, is_64=true} }, { .SVE_CMPGE, {.P_REG,.P_REG_ZERO,.Z_REG_S,.Z_REG_S}, {.PD,.PG,.VN,.VM}, 0x24808000, 0xFFE0E010, .SVE, {sets_flags=true} }, { .SVE_CMPGE, {.P_REG,.P_REG_ZERO,.Z_REG_B,.Z_REG_B}, {.PD,.PG,.VN,.VM}, 0x24008000, 0xFFE0E010, .SVE, {sets_flags=true} }, - { .SVE_CMPGE, {.P_REG,.P_REG_ZERO,.Z_REG_D,.Z_REG_D}, {.PD,.PG,.VN,.VM}, 0x24C08000, 0xFFE0E010, .SVE, {sets_flags=true, is_64=true} }, - { .SVE_CMPGT, {.P_REG,.P_REG_ZERO,.Z_REG_B,.Z_REG_B}, {.PD,.PG,.VN,.VM}, 0x24008010, 0xFFE0E010, .SVE, {sets_flags=true} }, { .SVE_CMPGT, {.P_REG,.P_REG_ZERO,.Z_REG_S,.Z_REG_S}, {.PD,.PG,.VN,.VM}, 0x24808010, 0xFFE0E010, .SVE, {sets_flags=true} }, { .SVE_CMPGT, {.P_REG,.P_REG_ZERO,.Z_REG_D,.Z_REG_D}, {.PD,.PG,.VN,.VM}, 0x24C08010, 0xFFE0E010, .SVE, {sets_flags=true, is_64=true} }, { .SVE_CMPGT, {.P_REG,.P_REG_ZERO,.Z_REG_H,.Z_REG_H}, {.PD,.PG,.VN,.VM}, 0x24408010, 0xFFE0E010, .SVE, {sets_flags=true} }, + { .SVE_CMPGT, {.P_REG,.P_REG_ZERO,.Z_REG_B,.Z_REG_B}, {.PD,.PG,.VN,.VM}, 0x24008010, 0xFFE0E010, .SVE, {sets_flags=true} }, { .SVE_CMPHI, {.P_REG,.P_REG_ZERO,.Z_REG_S,.Z_REG_S}, {.PD,.PG,.VN,.VM}, 0x24800010, 0xFFE0E010, .SVE, {sets_flags=true} }, { .SVE_CMPHI, {.P_REG,.P_REG_ZERO,.Z_REG_B,.Z_REG_B}, {.PD,.PG,.VN,.VM}, 0x24000010, 0xFFE0E010, .SVE, {sets_flags=true} }, - { .SVE_CMPHI, {.P_REG,.P_REG_ZERO,.Z_REG_H,.Z_REG_H}, {.PD,.PG,.VN,.VM}, 0x24400010, 0xFFE0E010, .SVE, {sets_flags=true} }, { .SVE_CMPHI, {.P_REG,.P_REG_ZERO,.Z_REG_D,.Z_REG_D}, {.PD,.PG,.VN,.VM}, 0x24C00010, 0xFFE0E010, .SVE, {sets_flags=true, is_64=true} }, - { .SVE_CMPHS, {.P_REG,.P_REG_ZERO,.Z_REG_H,.Z_REG_H}, {.PD,.PG,.VN,.VM}, 0x24400000, 0xFFE0E010, .SVE, {sets_flags=true} }, + { .SVE_CMPHI, {.P_REG,.P_REG_ZERO,.Z_REG_H,.Z_REG_H}, {.PD,.PG,.VN,.VM}, 0x24400010, 0xFFE0E010, .SVE, {sets_flags=true} }, { .SVE_CMPHS, {.P_REG,.P_REG_ZERO,.Z_REG_B,.Z_REG_B}, {.PD,.PG,.VN,.VM}, 0x24000000, 0xFFE0E010, .SVE, {sets_flags=true} }, { .SVE_CMPHS, {.P_REG,.P_REG_ZERO,.Z_REG_D,.Z_REG_D}, {.PD,.PG,.VN,.VM}, 0x24C00000, 0xFFE0E010, .SVE, {sets_flags=true, is_64=true} }, + { .SVE_CMPHS, {.P_REG,.P_REG_ZERO,.Z_REG_H,.Z_REG_H}, {.PD,.PG,.VN,.VM}, 0x24400000, 0xFFE0E010, .SVE, {sets_flags=true} }, { .SVE_CMPHS, {.P_REG,.P_REG_ZERO,.Z_REG_S,.Z_REG_S}, {.PD,.PG,.VN,.VM}, 0x24800000, 0xFFE0E010, .SVE, {sets_flags=true} }, { .SVE_LDR_P, {.P_REG,.MEM,.NONE,.NONE}, {.PD,.SVE_OFFSET_BASE_SI,.NONE,.NONE}, 0x85800000, 0xFFE0E010, .SVE, {} }, { .SVE_STR_P, {.P_REG,.MEM,.NONE,.NONE}, {.PD,.SVE_OFFSET_BASE_SI,.NONE,.NONE}, 0xE5800000, 0xFFE0E010, .SVE, {} }, @@ -274,137 +274,137 @@ DECODE_ENTRIES := [1389]lib.Decode_Entry{ { .SVE_NMATCH, {.P_REG,.P_REG_ZERO,.Z_REG_B,.Z_REG_B}, {.PD,.PG,.VN,.VM}, 0x45208010, 0xFFE0E010, .SVE2, {sets_flags=true} }, { .SVE_ADD_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.Z_REG_B}, {.VD,.PG,.VD,.VM}, 0x04000000, 0xFFE0E000, .SVE, {} }, { .SVE_ADD_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x04C00000, 0xFFE0E000, .SVE, {is_64=true} }, - { .SVE_ADD_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x04800000, 0xFFE0E000, .SVE, {} }, { .SVE_ADD_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x04400000, 0xFFE0E000, .SVE, {} }, - { .SVE_SUB_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x04810000, 0xFFE0E000, .SVE, {} }, - { .SVE_SUB_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x04410000, 0xFFE0E000, .SVE, {} }, - { .SVE_SUB_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x04C10000, 0xFFE0E000, .SVE, {is_64=true} }, + { .SVE_ADD_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x04800000, 0xFFE0E000, .SVE, {} }, { .SVE_SUB_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.Z_REG_B}, {.VD,.PG,.VD,.VM}, 0x04010000, 0xFFE0E000, .SVE, {} }, + { .SVE_SUB_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x04410000, 0xFFE0E000, .SVE, {} }, + { .SVE_SUB_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x04810000, 0xFFE0E000, .SVE, {} }, + { .SVE_SUB_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x04C10000, 0xFFE0E000, .SVE, {is_64=true} }, { .SVE_SUBR_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x04C30000, 0xFFE0E000, .SVE, {is_64=true} }, - { .SVE_SUBR_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x04430000, 0xFFE0E000, .SVE, {} }, { .SVE_SUBR_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.Z_REG_B}, {.VD,.PG,.VD,.VM}, 0x04030000, 0xFFE0E000, .SVE, {} }, { .SVE_SUBR_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x04830000, 0xFFE0E000, .SVE, {} }, - { .SVE_MUL_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.Z_REG_B}, {.VD,.PG,.VD,.VM}, 0x04100000, 0xFFE0E000, .SVE, {} }, - { .SVE_MUL_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x04D00000, 0xFFE0E000, .SVE, {is_64=true} }, - { .SVE_MUL_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x04900000, 0xFFE0E000, .SVE, {} }, + { .SVE_SUBR_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x04430000, 0xFFE0E000, .SVE, {} }, { .SVE_MUL_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x04500000, 0xFFE0E000, .SVE, {} }, + { .SVE_MUL_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x04900000, 0xFFE0E000, .SVE, {} }, + { .SVE_MUL_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x04D00000, 0xFFE0E000, .SVE, {is_64=true} }, + { .SVE_MUL_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.Z_REG_B}, {.VD,.PG,.VD,.VM}, 0x04100000, 0xFFE0E000, .SVE, {} }, + { .SVE_SMULH_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x04D20000, 0xFFE0E000, .SVE, {is_64=true} }, { .SVE_SMULH_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.Z_REG_B}, {.VD,.PG,.VD,.VM}, 0x04120000, 0xFFE0E000, .SVE, {} }, { .SVE_SMULH_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x04520000, 0xFFE0E000, .SVE, {} }, - { .SVE_SMULH_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x04D20000, 0xFFE0E000, .SVE, {is_64=true} }, { .SVE_SMULH_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x04920000, 0xFFE0E000, .SVE, {} }, - { .SVE_UMULH_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x04530000, 0xFFE0E000, .SVE, {} }, { .SVE_UMULH_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x04930000, 0xFFE0E000, .SVE, {} }, { .SVE_UMULH_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x04D30000, 0xFFE0E000, .SVE, {is_64=true} }, { .SVE_UMULH_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.Z_REG_B}, {.VD,.PG,.VD,.VM}, 0x04130000, 0xFFE0E000, .SVE, {} }, + { .SVE_UMULH_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x04530000, 0xFFE0E000, .SVE, {} }, { .SVE_SDIV_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x04D40000, 0xFFE0E000, .SVE, {is_64=true} }, { .SVE_SDIV_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x04940000, 0xFFE0E000, .SVE, {} }, - { .SVE_UDIV_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x04950000, 0xFFE0E000, .SVE, {} }, { .SVE_UDIV_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x04D50000, 0xFFE0E000, .SVE, {is_64=true} }, - { .SVE_SMAX_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.Z_REG_B}, {.VD,.PG,.VD,.VM}, 0x04080000, 0xFFE0E000, .SVE, {} }, + { .SVE_UDIV_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x04950000, 0xFFE0E000, .SVE, {} }, + { .SVE_SMAX_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x04480000, 0xFFE0E000, .SVE, {} }, { .SVE_SMAX_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x04C80000, 0xFFE0E000, .SVE, {is_64=true} }, { .SVE_SMAX_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x04880000, 0xFFE0E000, .SVE, {} }, - { .SVE_SMAX_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x04480000, 0xFFE0E000, .SVE, {} }, - { .SVE_UMAX_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x04490000, 0xFFE0E000, .SVE, {} }, - { .SVE_UMAX_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.Z_REG_B}, {.VD,.PG,.VD,.VM}, 0x04090000, 0xFFE0E000, .SVE, {} }, + { .SVE_SMAX_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.Z_REG_B}, {.VD,.PG,.VD,.VM}, 0x04080000, 0xFFE0E000, .SVE, {} }, { .SVE_UMAX_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x04890000, 0xFFE0E000, .SVE, {} }, { .SVE_UMAX_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x04C90000, 0xFFE0E000, .SVE, {is_64=true} }, - { .SVE_SMIN_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x04CA0000, 0xFFE0E000, .SVE, {is_64=true} }, - { .SVE_SMIN_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x044A0000, 0xFFE0E000, .SVE, {} }, + { .SVE_UMAX_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x04490000, 0xFFE0E000, .SVE, {} }, + { .SVE_UMAX_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.Z_REG_B}, {.VD,.PG,.VD,.VM}, 0x04090000, 0xFFE0E000, .SVE, {} }, { .SVE_SMIN_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.Z_REG_B}, {.VD,.PG,.VD,.VM}, 0x040A0000, 0xFFE0E000, .SVE, {} }, + { .SVE_SMIN_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x044A0000, 0xFFE0E000, .SVE, {} }, + { .SVE_SMIN_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x04CA0000, 0xFFE0E000, .SVE, {is_64=true} }, { .SVE_SMIN_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x048A0000, 0xFFE0E000, .SVE, {} }, - { .SVE_UMIN_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x04CB0000, 0xFFE0E000, .SVE, {is_64=true} }, { .SVE_UMIN_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x048B0000, 0xFFE0E000, .SVE, {} }, - { .SVE_UMIN_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.Z_REG_B}, {.VD,.PG,.VD,.VM}, 0x040B0000, 0xFFE0E000, .SVE, {} }, + { .SVE_UMIN_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x04CB0000, 0xFFE0E000, .SVE, {is_64=true} }, { .SVE_UMIN_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x044B0000, 0xFFE0E000, .SVE, {} }, - { .SVE_SABD_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.Z_REG_B}, {.VD,.PG,.VD,.VM}, 0x040C0000, 0xFFE0E000, .SVE, {} }, - { .SVE_SABD_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x044C0000, 0xFFE0E000, .SVE, {} }, - { .SVE_SABD_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x04CC0000, 0xFFE0E000, .SVE, {is_64=true} }, + { .SVE_UMIN_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.Z_REG_B}, {.VD,.PG,.VD,.VM}, 0x040B0000, 0xFFE0E000, .SVE, {} }, { .SVE_SABD_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x048C0000, 0xFFE0E000, .SVE, {} }, - { .SVE_UABD_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x044D0000, 0xFFE0E000, .SVE, {} }, - { .SVE_UABD_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.Z_REG_B}, {.VD,.PG,.VD,.VM}, 0x040D0000, 0xFFE0E000, .SVE, {} }, + { .SVE_SABD_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x044C0000, 0xFFE0E000, .SVE, {} }, + { .SVE_SABD_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.Z_REG_B}, {.VD,.PG,.VD,.VM}, 0x040C0000, 0xFFE0E000, .SVE, {} }, + { .SVE_SABD_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x04CC0000, 0xFFE0E000, .SVE, {is_64=true} }, { .SVE_UABD_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x048D0000, 0xFFE0E000, .SVE, {} }, + { .SVE_UABD_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.Z_REG_B}, {.VD,.PG,.VD,.VM}, 0x040D0000, 0xFFE0E000, .SVE, {} }, { .SVE_UABD_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x04CD0000, 0xFFE0E000, .SVE, {is_64=true} }, - { .SVE_ASR_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.Z_REG_B}, {.VD,.PG,.VD,.VM}, 0x04108000, 0xFFE0E000, .SVE, {} }, + { .SVE_UABD_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x044D0000, 0xFFE0E000, .SVE, {} }, { .SVE_ASR_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x04508000, 0xFFE0E000, .SVE, {} }, { .SVE_ASR_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x04D08000, 0xFFE0E000, .SVE, {is_64=true} }, + { .SVE_ASR_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.Z_REG_B}, {.VD,.PG,.VD,.VM}, 0x04108000, 0xFFE0E000, .SVE, {} }, { .SVE_ASR_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x04908000, 0xFFE0E000, .SVE, {} }, + { .SVE_LSL_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.Z_REG_B}, {.VD,.PG,.VD,.VM}, 0x04138000, 0xFFE0E000, .SVE, {} }, + { .SVE_LSL_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x04538000, 0xFFE0E000, .SVE, {} }, { .SVE_LSL_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x04D38000, 0xFFE0E000, .SVE, {is_64=true} }, { .SVE_LSL_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x04938000, 0xFFE0E000, .SVE, {} }, - { .SVE_LSL_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x04538000, 0xFFE0E000, .SVE, {} }, - { .SVE_LSL_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.Z_REG_B}, {.VD,.PG,.VD,.VM}, 0x04138000, 0xFFE0E000, .SVE, {} }, { .SVE_LSR_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x04D18000, 0xFFE0E000, .SVE, {is_64=true} }, - { .SVE_LSR_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x04518000, 0xFFE0E000, .SVE, {} }, { .SVE_LSR_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x04918000, 0xFFE0E000, .SVE, {} }, + { .SVE_LSR_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x04518000, 0xFFE0E000, .SVE, {} }, { .SVE_LSR_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.Z_REG_B}, {.VD,.PG,.VD,.VM}, 0x04118000, 0xFFE0E000, .SVE, {} }, + { .SVE_ABS_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.NONE}, {.VD,.PG,.VN,.NONE}, 0x04D6A000, 0xFFE0E000, .SVE, {is_64=true} }, + { .SVE_ABS_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.NONE}, {.VD,.PG,.VN,.NONE}, 0x0456A000, 0xFFE0E000, .SVE, {} }, { .SVE_ABS_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.NONE}, {.VD,.PG,.VN,.NONE}, 0x0496A000, 0xFFE0E000, .SVE, {} }, { .SVE_ABS_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.NONE}, {.VD,.PG,.VN,.NONE}, 0x0416A000, 0xFFE0E000, .SVE, {} }, - { .SVE_ABS_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.NONE}, {.VD,.PG,.VN,.NONE}, 0x0456A000, 0xFFE0E000, .SVE, {} }, - { .SVE_ABS_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.NONE}, {.VD,.PG,.VN,.NONE}, 0x04D6A000, 0xFFE0E000, .SVE, {is_64=true} }, + { .SVE_NEG_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.NONE}, {.VD,.PG,.VN,.NONE}, 0x0457A000, 0xFFE0E000, .SVE, {} }, { .SVE_NEG_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.NONE}, {.VD,.PG,.VN,.NONE}, 0x04D7A000, 0xFFE0E000, .SVE, {is_64=true} }, { .SVE_NEG_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.NONE}, {.VD,.PG,.VN,.NONE}, 0x0497A000, 0xFFE0E000, .SVE, {} }, { .SVE_NEG_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.NONE}, {.VD,.PG,.VN,.NONE}, 0x0417A000, 0xFFE0E000, .SVE, {} }, - { .SVE_NEG_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.NONE}, {.VD,.PG,.VN,.NONE}, 0x0457A000, 0xFFE0E000, .SVE, {} }, { .SVE_CLS_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.NONE}, {.VD,.PG,.VN,.NONE}, 0x0458A000, 0xFFE0E000, .SVE, {} }, - { .SVE_CLS_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.NONE}, {.VD,.PG,.VN,.NONE}, 0x0418A000, 0xFFE0E000, .SVE, {} }, - { .SVE_CLS_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.NONE}, {.VD,.PG,.VN,.NONE}, 0x04D8A000, 0xFFE0E000, .SVE, {is_64=true} }, { .SVE_CLS_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.NONE}, {.VD,.PG,.VN,.NONE}, 0x0498A000, 0xFFE0E000, .SVE, {} }, + { .SVE_CLS_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.NONE}, {.VD,.PG,.VN,.NONE}, 0x04D8A000, 0xFFE0E000, .SVE, {is_64=true} }, + { .SVE_CLS_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.NONE}, {.VD,.PG,.VN,.NONE}, 0x0418A000, 0xFFE0E000, .SVE, {} }, + { .SVE_CLZ_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.NONE}, {.VD,.PG,.VN,.NONE}, 0x0499A000, 0xFFE0E000, .SVE, {} }, { .SVE_CLZ_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.NONE}, {.VD,.PG,.VN,.NONE}, 0x04D9A000, 0xFFE0E000, .SVE, {is_64=true} }, { .SVE_CLZ_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.NONE}, {.VD,.PG,.VN,.NONE}, 0x0419A000, 0xFFE0E000, .SVE, {} }, { .SVE_CLZ_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.NONE}, {.VD,.PG,.VN,.NONE}, 0x0459A000, 0xFFE0E000, .SVE, {} }, - { .SVE_CLZ_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.NONE}, {.VD,.PG,.VN,.NONE}, 0x0499A000, 0xFFE0E000, .SVE, {} }, - { .SVE_CNT_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.NONE}, {.VD,.PG,.VN,.NONE}, 0x049AA000, 0xFFE0E000, .SVE, {} }, + { .SVE_CNT_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.NONE}, {.VD,.PG,.VN,.NONE}, 0x045AA000, 0xFFE0E000, .SVE, {} }, { .SVE_CNT_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.NONE}, {.VD,.PG,.VN,.NONE}, 0x041AA000, 0xFFE0E000, .SVE, {} }, { .SVE_CNT_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.NONE}, {.VD,.PG,.VN,.NONE}, 0x04DAA000, 0xFFE0E000, .SVE, {is_64=true} }, - { .SVE_CNT_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.NONE}, {.VD,.PG,.VN,.NONE}, 0x045AA000, 0xFFE0E000, .SVE, {} }, - { .SVE_FADD_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x65808000, 0xFFE0E000, .SVE, {} }, + { .SVE_CNT_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.NONE}, {.VD,.PG,.VN,.NONE}, 0x049AA000, 0xFFE0E000, .SVE, {} }, { .SVE_FADD_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x65408000, 0xFFE0E000, .SVE, {} }, + { .SVE_FADD_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x65808000, 0xFFE0E000, .SVE, {} }, { .SVE_FADD_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x65C08000, 0xFFE0E000, .SVE, {is_64=true} }, - { .SVE_FSUB_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x65818000, 0xFFE0E000, .SVE, {} }, { .SVE_FSUB_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x65418000, 0xFFE0E000, .SVE, {} }, { .SVE_FSUB_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x65C18000, 0xFFE0E000, .SVE, {is_64=true} }, - { .SVE_FMUL_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x65C28000, 0xFFE0E000, .SVE, {is_64=true} }, - { .SVE_FMUL_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x65428000, 0xFFE0E000, .SVE, {} }, + { .SVE_FSUB_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x65818000, 0xFFE0E000, .SVE, {} }, { .SVE_FMUL_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x65828000, 0xFFE0E000, .SVE, {} }, + { .SVE_FMUL_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x65428000, 0xFFE0E000, .SVE, {} }, + { .SVE_FMUL_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x65C28000, 0xFFE0E000, .SVE, {is_64=true} }, { .SVE_FDIV_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x65CD8000, 0xFFE0E000, .SVE, {is_64=true} }, { .SVE_FDIV_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x658D8000, 0xFFE0E000, .SVE, {} }, { .SVE_FDIV_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x654D8000, 0xFFE0E000, .SVE, {} }, - { .SVE_FMAX_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x65C68000, 0xFFE0E000, .SVE, {is_64=true} }, { .SVE_FMAX_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x65468000, 0xFFE0E000, .SVE, {} }, { .SVE_FMAX_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x65868000, 0xFFE0E000, .SVE, {} }, + { .SVE_FMAX_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x65C68000, 0xFFE0E000, .SVE, {is_64=true} }, { .SVE_FMIN_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x65478000, 0xFFE0E000, .SVE, {} }, - { .SVE_FMIN_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x65C78000, 0xFFE0E000, .SVE, {is_64=true} }, { .SVE_FMIN_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x65878000, 0xFFE0E000, .SVE, {} }, - { .SVE_FMAXNM_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x65C48000, 0xFFE0E000, .SVE, {is_64=true} }, - { .SVE_FMAXNM_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x65848000, 0xFFE0E000, .SVE, {} }, + { .SVE_FMIN_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x65C78000, 0xFFE0E000, .SVE, {is_64=true} }, { .SVE_FMAXNM_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x65448000, 0xFFE0E000, .SVE, {} }, - { .SVE_FMINNM_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x65458000, 0xFFE0E000, .SVE, {} }, + { .SVE_FMAXNM_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x65848000, 0xFFE0E000, .SVE, {} }, + { .SVE_FMAXNM_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x65C48000, 0xFFE0E000, .SVE, {is_64=true} }, { .SVE_FMINNM_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x65C58000, 0xFFE0E000, .SVE, {is_64=true} }, + { .SVE_FMINNM_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x65458000, 0xFFE0E000, .SVE, {} }, { .SVE_FMINNM_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x65858000, 0xFFE0E000, .SVE, {} }, - { .SVE_FABS_Z, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.NONE}, {.VD,.PG,.VN,.NONE}, 0x049CA000, 0xFFE0E000, .SVE, {} }, - { .SVE_FABS_Z, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.NONE}, {.VD,.PG,.VN,.NONE}, 0x04DCA000, 0xFFE0E000, .SVE, {is_64=true} }, { .SVE_FABS_Z, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.NONE}, {.VD,.PG,.VN,.NONE}, 0x045CA000, 0xFFE0E000, .SVE, {} }, + { .SVE_FABS_Z, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.NONE}, {.VD,.PG,.VN,.NONE}, 0x04DCA000, 0xFFE0E000, .SVE, {is_64=true} }, + { .SVE_FABS_Z, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.NONE}, {.VD,.PG,.VN,.NONE}, 0x049CA000, 0xFFE0E000, .SVE, {} }, { .SVE_FNEG_Z, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.NONE}, {.VD,.PG,.VN,.NONE}, 0x049DA000, 0xFFE0E000, .SVE, {} }, { .SVE_FNEG_Z, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.NONE}, {.VD,.PG,.VN,.NONE}, 0x045DA000, 0xFFE0E000, .SVE, {} }, { .SVE_FNEG_Z, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.NONE}, {.VD,.PG,.VN,.NONE}, 0x04DDA000, 0xFFE0E000, .SVE, {is_64=true} }, - { .SVE_FSQRT_Z, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.NONE}, {.VD,.PG,.VN,.NONE}, 0x658DA000, 0xFFE0E000, .SVE, {} }, - { .SVE_FSQRT_Z, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.NONE}, {.VD,.PG,.VN,.NONE}, 0x654DA000, 0xFFE0E000, .SVE, {} }, { .SVE_FSQRT_Z, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.NONE}, {.VD,.PG,.VN,.NONE}, 0x65CDA000, 0xFFE0E000, .SVE, {is_64=true} }, + { .SVE_FSQRT_Z, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.NONE}, {.VD,.PG,.VN,.NONE}, 0x654DA000, 0xFFE0E000, .SVE, {} }, + { .SVE_FSQRT_Z, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.NONE}, {.VD,.PG,.VN,.NONE}, 0x658DA000, 0xFFE0E000, .SVE, {} }, { .SVE_FMLA, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VN,.VM}, 0x65E00000, 0xFFE0E000, .SVE, {is_64=true} }, { .SVE_FMLA, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VN,.VM}, 0x65600000, 0xFFE0E000, .SVE, {} }, { .SVE_FMLA, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VN,.VM}, 0x65A00000, 0xFFE0E000, .SVE, {} }, - { .SVE_FMLS, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VN,.VM}, 0x65602000, 0xFFE0E000, .SVE, {} }, { .SVE_FMLS, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VN,.VM}, 0x65E02000, 0xFFE0E000, .SVE, {is_64=true} }, { .SVE_FMLS, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VN,.VM}, 0x65A02000, 0xFFE0E000, .SVE, {} }, + { .SVE_FMLS, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VN,.VM}, 0x65602000, 0xFFE0E000, .SVE, {} }, { .SVE_FNMLA, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VN,.VM}, 0x65A04000, 0xFFE0E000, .SVE, {} }, - { .SVE_FNMLA, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VN,.VM}, 0x65604000, 0xFFE0E000, .SVE, {} }, { .SVE_FNMLA, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VN,.VM}, 0x65E04000, 0xFFE0E000, .SVE, {is_64=true} }, - { .SVE_FNMLS, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VN,.VM}, 0x65E06000, 0xFFE0E000, .SVE, {is_64=true} }, + { .SVE_FNMLA, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VN,.VM}, 0x65604000, 0xFFE0E000, .SVE, {} }, { .SVE_FNMLS, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VN,.VM}, 0x65A06000, 0xFFE0E000, .SVE, {} }, + { .SVE_FNMLS, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VN,.VM}, 0x65E06000, 0xFFE0E000, .SVE, {is_64=true} }, { .SVE_FNMLS, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VN,.VM}, 0x65606000, 0xFFE0E000, .SVE, {} }, - { .SVE_CMPEQ, {.P_REG,.P_REG_ZERO,.Z_REG_D,.Z_REG_D}, {.PD,.PG,.VN,.VM}, 0x24C0A000, 0xFFE0E000, .SVE, {sets_flags=true, is_64=true} }, { .SVE_CMPEQ, {.P_REG,.P_REG_ZERO,.Z_REG_B,.Z_REG_B}, {.PD,.PG,.VN,.VM}, 0x2400A000, 0xFFE0E000, .SVE, {sets_flags=true} }, - { .SVE_CMPEQ, {.P_REG,.P_REG_ZERO,.Z_REG_S,.Z_REG_S}, {.PD,.PG,.VN,.VM}, 0x2480A000, 0xFFE0E000, .SVE, {sets_flags=true} }, + { .SVE_CMPEQ, {.P_REG,.P_REG_ZERO,.Z_REG_D,.Z_REG_D}, {.PD,.PG,.VN,.VM}, 0x24C0A000, 0xFFE0E000, .SVE, {sets_flags=true, is_64=true} }, { .SVE_CMPEQ, {.P_REG,.P_REG_ZERO,.Z_REG_H,.Z_REG_H}, {.PD,.PG,.VN,.VM}, 0x2440A000, 0xFFE0E000, .SVE, {sets_flags=true} }, + { .SVE_CMPEQ, {.P_REG,.P_REG_ZERO,.Z_REG_S,.Z_REG_S}, {.PD,.PG,.VN,.VM}, 0x2480A000, 0xFFE0E000, .SVE, {sets_flags=true} }, { .SVE_LD1B, {.Z_REG_B,.P_REG_ZERO,.MEM,.NONE}, {.VD,.PG,.SVE_OFFSET_BASE_SS,.NONE}, 0xA4004000, 0xFFE0E000, .SVE, {} }, { .SVE_LD1H, {.Z_REG_H,.P_REG_ZERO,.MEM,.NONE}, {.VD,.PG,.SVE_OFFSET_BASE_SS,.NONE}, 0xA4A04000, 0xFFE0E000, .SVE, {} }, { .SVE_LD1W, {.Z_REG_S,.P_REG_ZERO,.MEM,.NONE}, {.VD,.PG,.SVE_OFFSET_BASE_SS,.NONE}, 0xA5404000, 0xFFE0E000, .SVE, {} }, @@ -422,8 +422,8 @@ DECODE_ENTRIES := [1389]lib.Decode_Entry{ { .SVE_LDFF1H, {.Z_REG_H,.P_REG_ZERO,.MEM,.NONE}, {.VD,.PG,.SVE_OFFSET_BASE_SS,.NONE}, 0xA4A06000, 0xFFE0E000, .SVE, {} }, { .SVE_LDFF1W, {.Z_REG_S,.P_REG_ZERO,.MEM,.NONE}, {.VD,.PG,.SVE_OFFSET_BASE_SS,.NONE}, 0xA5406000, 0xFFE0E000, .SVE, {} }, { .SVE_LDFF1D, {.Z_REG_D,.P_REG_ZERO,.MEM,.NONE}, {.VD,.PG,.SVE_OFFSET_BASE_SS,.NONE}, 0xA5E06000, 0xFFE0E000, .SVE, {is_64=true} }, - { .SVE_HISTCNT, {.Z_REG_S,.P_REG_ZERO,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VN,.VM}, 0x45A0C000, 0xFFE0E000, .SVE2, {} }, { .SVE_HISTCNT, {.Z_REG_D,.P_REG_ZERO,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VN,.VM}, 0x45E0C000, 0xFFE0E000, .SVE2, {is_64=true} }, + { .SVE_HISTCNT, {.Z_REG_S,.P_REG_ZERO,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VN,.VM}, 0x45A0C000, 0xFFE0E000, .SVE2, {} }, { .SVE_PRFB, {.IMM_4,.P_REG_GOV,.MEM,.NONE}, {.ENC_SVE_PRFOP,.PG,.SVE_OFFSET_BASE_SS,.NONE}, 0x8400C000, 0xFFE0E000, .SVE, {} }, { .SVE_PRFH, {.IMM_4,.P_REG_GOV,.MEM,.NONE}, {.ENC_SVE_PRFOP,.PG,.SVE_OFFSET_BASE_SS,.NONE}, 0x8480C000, 0xFFE0E000, .SVE, {} }, { .SVE_PRFW, {.IMM_4,.P_REG_GOV,.MEM,.NONE}, {.ENC_SVE_PRFOP,.PG,.SVE_OFFSET_BASE_SS,.NONE}, 0x8500C000, 0xFFE0E000, .SVE, {} }, @@ -539,24 +539,24 @@ DECODE_ENTRIES := [1389]lib.Decode_Entry{ { .STNP, {.W_REG,.W_REG,.MEM,.NONE}, {.RT,.RT2,.OFFSET_BASE_S9,.NONE}, 0x28000000, 0xFFC00000, .BASE, {} }, { .STNP, {.X_REG,.X_REG,.MEM,.NONE}, {.RT,.RT2,.OFFSET_BASE_S9,.NONE}, 0xA8000000, 0xFFC00000, .BASE, {is_64=true} }, { .STGP, {.X_REG,.X_REG,.MEM,.NONE}, {.RT,.RT2,.OFFSET_BASE_S9,.NONE}, 0x69000000, 0xFFC00000, .MTE, {is_64=true} }, - { .MOV_REG, {.W_REG,.W_REG,.NONE,.NONE}, {.RD,.RM,.NONE,.NONE}, 0x2A0003E0, 0xFFE0FFE0, .BASE, {} }, { .MOV_REG, {.X_REG,.X_REG,.NONE,.NONE}, {.RD,.RM,.NONE,.NONE}, 0xAA0003E0, 0xFFE0FFE0, .BASE, {is_64=true} }, + { .MOV_REG, {.W_REG,.W_REG,.NONE,.NONE}, {.RD,.RM,.NONE,.NONE}, 0x2A0003E0, 0xFFE0FFE0, .BASE, {} }, { .MVN, {.W_REG,.W_REG,.NONE,.NONE}, {.RD,.RM,.NONE,.NONE}, 0x2A2003E0, 0xFFE0FFE0, .BASE, {} }, { .MVN, {.X_REG,.X_REG,.NONE,.NONE}, {.RD,.RM,.NONE,.NONE}, 0xAA2003E0, 0xFFE0FFE0, .BASE, {is_64=true} }, { .CMP_ER, {.XSP_REG,.X_EXTENDED,.NONE,.NONE}, {.RN,.RM,.NONE,.NONE}, 0xEB20001F, 0xFFE0001F, .BASE, {sets_flags=true, is_64=true} }, { .CMP_ER, {.WSP_REG,.W_EXTENDED,.NONE,.NONE}, {.RN,.RM,.NONE,.NONE}, 0x6B20001F, 0xFFE0001F, .BASE, {sets_flags=true} }, - { .CMN_ER, {.WSP_REG,.W_EXTENDED,.NONE,.NONE}, {.RN,.RM,.NONE,.NONE}, 0x2B20001F, 0xFFE0001F, .BASE, {sets_flags=true} }, { .CMN_ER, {.XSP_REG,.X_EXTENDED,.NONE,.NONE}, {.RN,.RM,.NONE,.NONE}, 0xAB20001F, 0xFFE0001F, .BASE, {sets_flags=true, is_64=true} }, + { .CMN_ER, {.WSP_REG,.W_EXTENDED,.NONE,.NONE}, {.RN,.RM,.NONE,.NONE}, 0x2B20001F, 0xFFE0001F, .BASE, {sets_flags=true} }, { .NEG_SR, {.X_REG,.X_SHIFTED,.NONE,.NONE}, {.RD,.RM,.NONE,.NONE}, 0xCB0003E0, 0xFF2003E0, .BASE, {is_64=true} }, { .NEG_SR, {.W_REG,.W_SHIFTED,.NONE,.NONE}, {.RD,.RM,.NONE,.NONE}, 0x4B0003E0, 0xFF2003E0, .BASE, {} }, - { .NEGS, {.X_REG,.X_SHIFTED,.NONE,.NONE}, {.RD,.RM,.NONE,.NONE}, 0xEB0003E0, 0xFF2003E0, .BASE, {sets_flags=true, is_64=true} }, { .NEGS, {.W_REG,.W_SHIFTED,.NONE,.NONE}, {.RD,.RM,.NONE,.NONE}, 0x6B0003E0, 0xFF2003E0, .BASE, {sets_flags=true} }, + { .NEGS, {.X_REG,.X_SHIFTED,.NONE,.NONE}, {.RD,.RM,.NONE,.NONE}, 0xEB0003E0, 0xFF2003E0, .BASE, {sets_flags=true, is_64=true} }, { .CMP_SR, {.X_REG,.X_SHIFTED,.NONE,.NONE}, {.RN,.RM,.NONE,.NONE}, 0xEB00001F, 0xFF20001F, .BASE, {sets_flags=true, is_64=true} }, { .CMP_SR, {.W_REG,.W_SHIFTED,.NONE,.NONE}, {.RN,.RM,.NONE,.NONE}, 0x6B00001F, 0xFF20001F, .BASE, {sets_flags=true} }, - { .CMN_SR, {.W_REG,.W_SHIFTED,.NONE,.NONE}, {.RN,.RM,.NONE,.NONE}, 0x2B00001F, 0xFF20001F, .BASE, {sets_flags=true} }, { .CMN_SR, {.X_REG,.X_SHIFTED,.NONE,.NONE}, {.RN,.RM,.NONE,.NONE}, 0xAB00001F, 0xFF20001F, .BASE, {sets_flags=true, is_64=true} }, - { .TST_SR, {.W_REG,.W_SHIFTED,.NONE,.NONE}, {.RN,.RM,.NONE,.NONE}, 0x6A00001F, 0xFF20001F, .BASE, {sets_flags=true} }, + { .CMN_SR, {.W_REG,.W_SHIFTED,.NONE,.NONE}, {.RN,.RM,.NONE,.NONE}, 0x2B00001F, 0xFF20001F, .BASE, {sets_flags=true} }, { .TST_SR, {.X_REG,.X_SHIFTED,.NONE,.NONE}, {.RN,.RM,.NONE,.NONE}, 0xEA00001F, 0xFF20001F, .BASE, {sets_flags=true, is_64=true} }, + { .TST_SR, {.W_REG,.W_SHIFTED,.NONE,.NONE}, {.RN,.RM,.NONE,.NONE}, 0x6A00001F, 0xFF20001F, .BASE, {sets_flags=true} }, { .ADD_ER, {.XSP_REG,.XSP_REG,.X_EXTENDED,.NONE}, {.RD,.RN,.RM,.NONE}, 0x8B200000, 0xFFE00000, .BASE, {is_64=true} }, { .ADD_ER, {.WSP_REG,.WSP_REG,.W_EXTENDED,.NONE}, {.RD,.RN,.RM,.NONE}, 0x0B200000, 0xFFE00000, .BASE, {} }, { .ADDS_ER, {.W_REG,.WSP_REG,.W_EXTENDED,.NONE}, {.RD,.RN,.RM,.NONE}, 0x2B200000, 0xFFE00000, .BASE, {sets_flags=true} }, @@ -593,8 +593,8 @@ DECODE_ENTRIES := [1389]lib.Decode_Entry{ { .ST1, {.V_2D,.MEM,.NONE,.NONE}, {.VD,.OFFSET_BASE_A,.NONE,.NONE}, 0x4C007C00, 0xFFFFFC00, .NEON, {} }, { .LD1, {.V_8H,.MEM,.NONE,.NONE}, {.VD,.OFFSET_BASE_A,.NONE,.NONE}, 0x4C407400, 0xFFFFF400, .NEON, {} }, { .LD1, {.V_4S,.MEM,.NONE,.NONE}, {.VD,.OFFSET_BASE_A,.NONE,.NONE}, 0x4C407800, 0xFFFFF800, .NEON, {} }, - { .ST1, {.V_8H,.MEM,.NONE,.NONE}, {.VD,.OFFSET_BASE_A,.NONE,.NONE}, 0x4C007400, 0xFFFFF400, .NEON, {} }, { .ST1, {.V_4S,.MEM,.NONE,.NONE}, {.VD,.OFFSET_BASE_A,.NONE,.NONE}, 0x4C007800, 0xFFFFF800, .NEON, {} }, + { .ST1, {.V_8H,.MEM,.NONE,.NONE}, {.VD,.OFFSET_BASE_A,.NONE,.NONE}, 0x4C007400, 0xFFFFF400, .NEON, {} }, { .LD1, {.V_16B,.MEM,.NONE,.NONE}, {.VD,.OFFSET_BASE_A,.NONE,.NONE}, 0x4C407000, 0xFFFFF000, .NEON, {} }, { .ST1, {.V_16B,.MEM,.NONE,.NONE}, {.VD,.OFFSET_BASE_A,.NONE,.NONE}, 0x4C007000, 0xFFFFF000, .NEON, {} }, { .AESE, {.V_16B,.V_16B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x4E284800, 0xFFFFFC00, .CRYPTO, {} }, @@ -605,38 +605,38 @@ DECODE_ENTRIES := [1389]lib.Decode_Entry{ { .SM4E, {.V_4S,.V_4S,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0xCEC08400, 0xFFFFFC00, .CRYPTO, {} }, { .BFCVTN, {.V_8H,.V_4S,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x0EA16800, 0xFFFFFC00, .BF16, {} }, { .BFCVTN2, {.V_8H,.V_4S,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x4EA16800, 0xFFFFFC00, .BF16, {} }, - { .NOT_V, {.V_16B,.V_16B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x6E205800, 0xFFFFFC00, .NEON, {} }, { .NOT_V, {.V_8B,.V_8B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x2E205800, 0xFFFFFC00, .NEON, {} }, + { .NOT_V, {.V_16B,.V_16B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x6E205800, 0xFFFFFC00, .NEON, {} }, { .RBIT_V, {.V_16B,.V_16B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x6E605800, 0xFFFFFC00, .NEON, {} }, { .RBIT_V, {.V_8B,.V_8B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x2E605800, 0xFFFFFC00, .NEON, {} }, { .REV16_V, {.V_8B,.V_8B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x0E201800, 0xFFFFFC00, .NEON, {} }, { .REV16_V, {.V_16B,.V_16B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x4E201800, 0xFFFFFC00, .NEON, {} }, + { .REV32_V, {.V_8B,.V_8B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x2E200800, 0xFFFFFC00, .NEON, {} }, { .REV32_V, {.V_16B,.V_16B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x6E200800, 0xFFFFFC00, .NEON, {} }, { .REV32_V, {.V_8H,.V_8H,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x6E600800, 0xFFFFFC00, .NEON, {} }, { .REV32_V, {.V_4H,.V_4H,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x2E600800, 0xFFFFFC00, .NEON, {} }, - { .REV32_V, {.V_8B,.V_8B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x2E200800, 0xFFFFFC00, .NEON, {} }, - { .REV64, {.V_16B,.V_16B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x4E200800, 0xFFFFFC00, .NEON, {} }, { .REV64, {.V_4S,.V_4S,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x4EA00800, 0xFFFFFC00, .NEON, {} }, { .REV64, {.V_8B,.V_8B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x0E200800, 0xFFFFFC00, .NEON, {} }, - { .REV64, {.V_4H,.V_4H,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x0E600800, 0xFFFFFC00, .NEON, {} }, { .REV64, {.V_2S,.V_2S,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x0EA00800, 0xFFFFFC00, .NEON, {} }, + { .REV64, {.V_4H,.V_4H,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x0E600800, 0xFFFFFC00, .NEON, {} }, + { .REV64, {.V_16B,.V_16B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x4E200800, 0xFFFFFC00, .NEON, {} }, { .REV64, {.V_8H,.V_8H,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x4E600800, 0xFFFFFC00, .NEON, {} }, - { .CLS_V, {.V_8H,.V_8H,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x4E604800, 0xFFFFFC00, .NEON, {} }, - { .CLS_V, {.V_8B,.V_8B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x0E204800, 0xFFFFFC00, .NEON, {} }, { .CLS_V, {.V_16B,.V_16B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x4E204800, 0xFFFFFC00, .NEON, {} }, + { .CLS_V, {.V_8B,.V_8B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x0E204800, 0xFFFFFC00, .NEON, {} }, + { .CLS_V, {.V_8H,.V_8H,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x4E604800, 0xFFFFFC00, .NEON, {} }, { .CLS_V, {.V_2S,.V_2S,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x0EA04800, 0xFFFFFC00, .NEON, {} }, - { .CLS_V, {.V_4S,.V_4S,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x4EA04800, 0xFFFFFC00, .NEON, {} }, { .CLS_V, {.V_4H,.V_4H,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x0E604800, 0xFFFFFC00, .NEON, {} }, - { .CLZ_V, {.V_8H,.V_8H,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x6E604800, 0xFFFFFC00, .NEON, {} }, - { .CLZ_V, {.V_4H,.V_4H,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x2E604800, 0xFFFFFC00, .NEON, {} }, - { .CLZ_V, {.V_2S,.V_2S,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x2EA04800, 0xFFFFFC00, .NEON, {} }, - { .CLZ_V, {.V_4S,.V_4S,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x6EA04800, 0xFFFFFC00, .NEON, {} }, - { .CLZ_V, {.V_8B,.V_8B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x2E204800, 0xFFFFFC00, .NEON, {} }, + { .CLS_V, {.V_4S,.V_4S,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x4EA04800, 0xFFFFFC00, .NEON, {} }, { .CLZ_V, {.V_16B,.V_16B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x6E204800, 0xFFFFFC00, .NEON, {} }, - { .CNT, {.V_8B,.V_8B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x0E205800, 0xFFFFFC00, .NEON, {} }, + { .CLZ_V, {.V_2S,.V_2S,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x2EA04800, 0xFFFFFC00, .NEON, {} }, + { .CLZ_V, {.V_8B,.V_8B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x2E204800, 0xFFFFFC00, .NEON, {} }, + { .CLZ_V, {.V_8H,.V_8H,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x6E604800, 0xFFFFFC00, .NEON, {} }, + { .CLZ_V, {.V_4S,.V_4S,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x6EA04800, 0xFFFFFC00, .NEON, {} }, + { .CLZ_V, {.V_4H,.V_4H,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x2E604800, 0xFFFFFC00, .NEON, {} }, { .CNT, {.V_16B,.V_16B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x4E205800, 0xFFFFFC00, .NEON, {} }, - { .URECPE_V, {.V_2S,.V_2S,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x0EA1C800, 0xFFFFFC00, .NEON, {} }, + { .CNT, {.V_8B,.V_8B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x0E205800, 0xFFFFFC00, .NEON, {} }, { .URECPE_V, {.V_4S,.V_4S,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x4EA1C800, 0xFFFFFC00, .NEON, {} }, + { .URECPE_V, {.V_2S,.V_2S,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x0EA1C800, 0xFFFFFC00, .NEON, {} }, { .URSQRTE_V, {.V_2S,.V_2S,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x2EA1C800, 0xFFFFFC00, .NEON, {} }, { .URSQRTE_V, {.V_4S,.V_4S,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x6EA1C800, 0xFFFFFC00, .NEON, {} }, { .NOT_V_ALIAS, {.V_16B,.V_16B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x6E205800, 0xFFFFFC00, .NEON, {} }, @@ -794,9 +794,40 @@ DECODE_ENTRIES := [1389]lib.Decode_Entry{ { .UABA, {.V_8H,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E607C00, 0xFFE0FC00, .NEON, {} }, { .UABA, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EA07C00, 0xFFE0FC00, .NEON, {} }, { .UABA, {.V_8B,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E207C00, 0xFFE0FC00, .NEON, {} }, - { .SQDMULH, {.V_8H,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E60B400, 0xFFE0FC00, .NEON, {} }, - { .SQDMULH, {.V_4H,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E60B400, 0xFFE0FC00, .NEON, {} }, + { .ADDP_V, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EE0BC00, 0xFFE0FC00, .NEON, {} }, + { .ADDP_V, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EA0BC00, 0xFFE0FC00, .NEON, {} }, + { .ADDP_V, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E20BC00, 0xFFE0FC00, .NEON, {} }, + { .ADDP_V, {.V_8B,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E20BC00, 0xFFE0FC00, .NEON, {} }, + { .ADDP_V, {.V_4H,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E60BC00, 0xFFE0FC00, .NEON, {} }, + { .ADDP_V, {.V_8H,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E60BC00, 0xFFE0FC00, .NEON, {} }, + { .ADDP_V, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0EA0BC00, 0xFFE0FC00, .NEON, {} }, + { .SMAXP, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0EA0A400, 0xFFE0FC00, .NEON, {} }, + { .SMAXP, {.V_8H,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E60A400, 0xFFE0FC00, .NEON, {} }, + { .SMAXP, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EA0A400, 0xFFE0FC00, .NEON, {} }, + { .SMAXP, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E20A400, 0xFFE0FC00, .NEON, {} }, + { .SMAXP, {.V_8B,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E20A400, 0xFFE0FC00, .NEON, {} }, + { .SMAXP, {.V_4H,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E60A400, 0xFFE0FC00, .NEON, {} }, + { .UMAXP, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2EA0A400, 0xFFE0FC00, .NEON, {} }, + { .UMAXP, {.V_4H,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E60A400, 0xFFE0FC00, .NEON, {} }, + { .UMAXP, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E20A400, 0xFFE0FC00, .NEON, {} }, + { .UMAXP, {.V_8H,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E60A400, 0xFFE0FC00, .NEON, {} }, + { .UMAXP, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EA0A400, 0xFFE0FC00, .NEON, {} }, + { .UMAXP, {.V_8B,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E20A400, 0xFFE0FC00, .NEON, {} }, + { .SMINP, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EA0AC00, 0xFFE0FC00, .NEON, {} }, + { .SMINP, {.V_8H,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E60AC00, 0xFFE0FC00, .NEON, {} }, + { .SMINP, {.V_4H,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E60AC00, 0xFFE0FC00, .NEON, {} }, + { .SMINP, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0EA0AC00, 0xFFE0FC00, .NEON, {} }, + { .SMINP, {.V_8B,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E20AC00, 0xFFE0FC00, .NEON, {} }, + { .SMINP, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E20AC00, 0xFFE0FC00, .NEON, {} }, + { .UMINP, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EA0AC00, 0xFFE0FC00, .NEON, {} }, + { .UMINP, {.V_4H,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E60AC00, 0xFFE0FC00, .NEON, {} }, + { .UMINP, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E20AC00, 0xFFE0FC00, .NEON, {} }, + { .UMINP, {.V_8H,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E60AC00, 0xFFE0FC00, .NEON, {} }, + { .UMINP, {.V_8B,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E20AC00, 0xFFE0FC00, .NEON, {} }, + { .UMINP, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2EA0AC00, 0xFFE0FC00, .NEON, {} }, { .SQDMULH, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0EA0B400, 0xFFE0FC00, .NEON, {} }, + { .SQDMULH, {.V_4H,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E60B400, 0xFFE0FC00, .NEON, {} }, + { .SQDMULH, {.V_8H,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E60B400, 0xFFE0FC00, .NEON, {} }, { .SQDMULH, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EA0B400, 0xFFE0FC00, .NEON, {} }, { .SQRDMULH, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2EA0B400, 0xFFE0FC00, .NEON, {} }, { .SQRDMULH, {.V_8H,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E60B400, 0xFFE0FC00, .NEON, {} }, @@ -806,51 +837,51 @@ DECODE_ENTRIES := [1389]lib.Decode_Entry{ { .SDOT, {.V_4S,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E809400, 0xFFE0FC00, .DOT, {} }, { .UDOT, {.V_4S,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E809400, 0xFFE0FC00, .DOT, {} }, { .UDOT, {.V_2S,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E809400, 0xFFE0FC00, .DOT, {} }, - { .FADD_V, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E60D400, 0xFFE0FC00, .NEON, {} }, { .FADD_V, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E20D400, 0xFFE0FC00, .NEON, {} }, { .FADD_V, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E20D400, 0xFFE0FC00, .NEON, {} }, + { .FADD_V, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E60D400, 0xFFE0FC00, .NEON, {} }, { .FSUB_V, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EE0D400, 0xFFE0FC00, .NEON, {} }, - { .FSUB_V, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0EA0D400, 0xFFE0FC00, .NEON, {} }, { .FSUB_V, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EA0D400, 0xFFE0FC00, .NEON, {} }, - { .FMUL_V, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E20DC00, 0xFFE0FC00, .NEON, {} }, + { .FSUB_V, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0EA0D400, 0xFFE0FC00, .NEON, {} }, { .FMUL_V, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E20DC00, 0xFFE0FC00, .NEON, {} }, + { .FMUL_V, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E20DC00, 0xFFE0FC00, .NEON, {} }, { .FMUL_V, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E60DC00, 0xFFE0FC00, .NEON, {} }, { .FDIV_V, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E20FC00, 0xFFE0FC00, .NEON, {} }, { .FDIV_V, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E20FC00, 0xFFE0FC00, .NEON, {} }, { .FDIV_V, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E60FC00, 0xFFE0FC00, .NEON, {} }, - { .FMLA_V, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E20CC00, 0xFFE0FC00, .NEON, {} }, { .FMLA_V, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E60CC00, 0xFFE0FC00, .NEON, {} }, - { .FMLS_V, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EE0CC00, 0xFFE0FC00, .NEON, {} }, + { .FMLA_V, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E20CC00, 0xFFE0FC00, .NEON, {} }, { .FMLS_V, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EA0CC00, 0xFFE0FC00, .NEON, {} }, + { .FMLS_V, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EE0CC00, 0xFFE0FC00, .NEON, {} }, { .CMEQ, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EE08C00, 0xFFE0FC00, .NEON, {} }, - { .CMEQ, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EA08C00, 0xFFE0FC00, .NEON, {} }, { .CMEQ, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E208C00, 0xFFE0FC00, .NEON, {} }, { .CMEQ, {.V_8H,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E608C00, 0xFFE0FC00, .NEON, {} }, + { .CMEQ, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EA08C00, 0xFFE0FC00, .NEON, {} }, { .CMGE, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EA03C00, 0xFFE0FC00, .NEON, {} }, { .CMGE, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0EA03C00, 0xFFE0FC00, .NEON, {} }, { .CMGE, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EE03C00, 0xFFE0FC00, .NEON, {} }, - { .CMGE, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E203C00, 0xFFE0FC00, .NEON, {} }, - { .CMGE, {.V_8B,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E203C00, 0xFFE0FC00, .NEON, {} }, { .CMGE, {.V_4H,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E603C00, 0xFFE0FC00, .NEON, {} }, + { .CMGE, {.V_8B,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E203C00, 0xFFE0FC00, .NEON, {} }, + { .CMGE, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E203C00, 0xFFE0FC00, .NEON, {} }, { .CMGE, {.V_8H,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E603C00, 0xFFE0FC00, .NEON, {} }, { .CMGT, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E203400, 0xFFE0FC00, .NEON, {} }, { .CMGT, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EE03400, 0xFFE0FC00, .NEON, {} }, { .CMHI, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EE03400, 0xFFE0FC00, .NEON, {} }, { .CMHI, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E203400, 0xFFE0FC00, .NEON, {} }, - { .CMHS, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EA03C00, 0xFFE0FC00, .NEON, {} }, { .CMHS, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2EA03C00, 0xFFE0FC00, .NEON, {} }, - { .CMHS, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EE03C00, 0xFFE0FC00, .NEON, {} }, - { .CMHS, {.V_8B,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E203C00, 0xFFE0FC00, .NEON, {} }, - { .CMHS, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E203C00, 0xFFE0FC00, .NEON, {} }, - { .CMHS, {.V_4H,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E603C00, 0xFFE0FC00, .NEON, {} }, { .CMHS, {.V_8H,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E603C00, 0xFFE0FC00, .NEON, {} }, - { .CMTST, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EE08C00, 0xFFE0FC00, .NEON, {} }, + { .CMHS, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EA03C00, 0xFFE0FC00, .NEON, {} }, + { .CMHS, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E203C00, 0xFFE0FC00, .NEON, {} }, + { .CMHS, {.V_8B,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E203C00, 0xFFE0FC00, .NEON, {} }, + { .CMHS, {.V_4H,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E603C00, 0xFFE0FC00, .NEON, {} }, + { .CMHS, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EE03C00, 0xFFE0FC00, .NEON, {} }, { .CMTST, {.V_8H,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E608C00, 0xFFE0FC00, .NEON, {} }, + { .CMTST, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E208C00, 0xFFE0FC00, .NEON, {} }, + { .CMTST, {.V_8B,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E208C00, 0xFFE0FC00, .NEON, {} }, { .CMTST, {.V_4H,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E608C00, 0xFFE0FC00, .NEON, {} }, { .CMTST, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0EA08C00, 0xFFE0FC00, .NEON, {} }, - { .CMTST, {.V_8B,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E208C00, 0xFFE0FC00, .NEON, {} }, - { .CMTST, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E208C00, 0xFFE0FC00, .NEON, {} }, { .CMTST, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EA08C00, 0xFFE0FC00, .NEON, {} }, + { .CMTST, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EE08C00, 0xFFE0FC00, .NEON, {} }, { .AND_V, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E201C00, 0xFFE0FC00, .NEON, {} }, { .ORR_V, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EA01C00, 0xFFE0FC00, .NEON, {} }, { .EOR_V, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E201C00, 0xFFE0FC00, .NEON, {} }, @@ -859,8 +890,36 @@ DECODE_ENTRIES := [1389]lib.Decode_Entry{ { .BIT, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EA01C00, 0xFFE0FC00, .NEON, {} }, { .BIF, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EE01C00, 0xFFE0FC00, .NEON, {} }, { .BSL, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E601C00, 0xFFE0FC00, .NEON, {} }, - { .MOV_V_ALIAS, {.V_8B,.V_8B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x0EA01C00, 0xFFE0FC00, .NEON, {} }, + { .SRSHL, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EA05400, 0xFFE0FC00, .NEON, {} }, + { .SRSHL, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0EA05400, 0xFFE0FC00, .NEON, {} }, + { .SRSHL, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EE05400, 0xFFE0FC00, .NEON, {} }, + { .SRSHL, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E205400, 0xFFE0FC00, .NEON, {} }, + { .SRSHL, {.V_8B,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E205400, 0xFFE0FC00, .NEON, {} }, + { .SRSHL, {.V_4H,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E605400, 0xFFE0FC00, .NEON, {} }, + { .SRSHL, {.V_8H,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E605400, 0xFFE0FC00, .NEON, {} }, + { .URSHL, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EE05400, 0xFFE0FC00, .NEON, {} }, + { .URSHL, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2EA05400, 0xFFE0FC00, .NEON, {} }, + { .URSHL, {.V_8H,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E605400, 0xFFE0FC00, .NEON, {} }, + { .URSHL, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EA05400, 0xFFE0FC00, .NEON, {} }, + { .URSHL, {.V_8B,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E205400, 0xFFE0FC00, .NEON, {} }, + { .URSHL, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E205400, 0xFFE0FC00, .NEON, {} }, + { .URSHL, {.V_4H,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E605400, 0xFFE0FC00, .NEON, {} }, + { .SSHL, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EE04400, 0xFFE0FC00, .NEON, {} }, + { .SSHL, {.V_4H,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E604400, 0xFFE0FC00, .NEON, {} }, + { .SSHL, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E204400, 0xFFE0FC00, .NEON, {} }, + { .SSHL, {.V_8H,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E604400, 0xFFE0FC00, .NEON, {} }, + { .SSHL, {.V_8B,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E204400, 0xFFE0FC00, .NEON, {} }, + { .SSHL, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0EA04400, 0xFFE0FC00, .NEON, {} }, + { .SSHL, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EA04400, 0xFFE0FC00, .NEON, {} }, + { .USHL, {.V_8H,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E604400, 0xFFE0FC00, .NEON, {} }, + { .USHL, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E204400, 0xFFE0FC00, .NEON, {} }, + { .USHL, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EA04400, 0xFFE0FC00, .NEON, {} }, + { .USHL, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2EA04400, 0xFFE0FC00, .NEON, {} }, + { .USHL, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EE04400, 0xFFE0FC00, .NEON, {} }, + { .USHL, {.V_4H,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E604400, 0xFFE0FC00, .NEON, {} }, + { .USHL, {.V_8B,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E204400, 0xFFE0FC00, .NEON, {} }, { .MOV_V_ALIAS, {.V_16B,.V_16B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x4EA01C00, 0xFFE0FC00, .NEON, {} }, + { .MOV_V_ALIAS, {.V_8B,.V_8B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x0EA01C00, 0xFFE0FC00, .NEON, {} }, { .SM3TT1A, {.V_4S,.V_4S,.V_ELEM_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0xCE408000, 0xFFE0CC00, .CRYPTO, {} }, { .SM3TT1B, {.V_4S,.V_4S,.V_ELEM_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0xCE408400, 0xFFE0CC00, .CRYPTO, {} }, { .SM3TT2A, {.V_4S,.V_4S,.V_ELEM_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0xCE408800, 0xFFE0CC00, .CRYPTO, {} }, @@ -899,10 +958,10 @@ DECODE_ENTRIES := [1389]lib.Decode_Entry{ { .SXTB, {.W_REG,.W_REG,.NONE,.NONE}, {.RD,.RN,.NONE,.NONE}, 0x13001C00, 0xFFFFFC00, .BASE, {} }, { .SXTH, {.W_REG,.W_REG,.NONE,.NONE}, {.RD,.RN,.NONE,.NONE}, 0x13003C00, 0xFFFFFC00, .BASE, {} }, { .SXTW, {.X_REG,.W_REG,.NONE,.NONE}, {.RD,.RN,.NONE,.NONE}, 0x93407C00, 0xFFFFFC00, .BASE, {is_64=true} }, - { .LSR_IMM, {.X_REG,.X_REG,.IMM_6,.NONE}, {.RD,.RN,.IMM12,.NONE}, 0xD340FC00, 0xFFC0FC00, .BASE, {is_64=true} }, { .LSR_IMM, {.W_REG,.W_REG,.IMM_5,.NONE}, {.RD,.RN,.IMM12,.NONE}, 0x53007C00, 0xFFC0FC00, .BASE, {} }, - { .ASR_IMM, {.X_REG,.X_REG,.IMM_6,.NONE}, {.RD,.RN,.IMM12,.NONE}, 0x9340FC00, 0xFFC0FC00, .BASE, {is_64=true} }, + { .LSR_IMM, {.X_REG,.X_REG,.IMM_6,.NONE}, {.RD,.RN,.IMM12,.NONE}, 0xD340FC00, 0xFFC0FC00, .BASE, {is_64=true} }, { .ASR_IMM, {.W_REG,.W_REG,.IMM_5,.NONE}, {.RD,.RN,.IMM12,.NONE}, 0x13007C00, 0xFFC0FC00, .BASE, {} }, + { .ASR_IMM, {.X_REG,.X_REG,.IMM_6,.NONE}, {.RD,.RN,.IMM12,.NONE}, 0x9340FC00, 0xFFC0FC00, .BASE, {is_64=true} }, { .TST_IMM, {.W_REG,.BITMASK_IMM,.NONE,.NONE}, {.RN,.BITMASK_FIELD,.NONE,.NONE}, 0x7200001F, 0xFFC0001F, .BASE, {sets_flags=true} }, { .MOV_BITMASK, {.W_REG,.BITMASK_IMM,.NONE,.NONE}, {.RD,.BITMASK_FIELD,.NONE,.NONE}, 0x320003E0, 0xFFC003E0, .BASE, {} }, { .TST_IMM, {.X_REG,.BITMASK_IMM,.NONE,.NONE}, {.RN,.BITMASK_FIELD,.NONE,.NONE}, 0xF200001F, 0xFF80001F, .BASE, {sets_flags=true, is_64=true} }, @@ -1163,8 +1222,8 @@ DECODE_ENTRIES := [1389]lib.Decode_Entry{ { .STZGM, {.X_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_A,.NONE,.NONE}, 0xD9200000, 0xFFE00C00, .MTE, {is_64=true} }, { .LDAPUR, {.X_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_S9,.NONE,.NONE}, 0xD9400000, 0xFFE00C00, .BASE, {is_64=true} }, { .LDAPUR, {.W_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_S9,.NONE,.NONE}, 0x99400000, 0xFFE00C00, .BASE, {} }, - { .STLUR, {.X_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_S9,.NONE,.NONE}, 0xD9000000, 0xFFE00C00, .BASE, {is_64=true} }, { .STLUR, {.W_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_S9,.NONE,.NONE}, 0x99000000, 0xFFE00C00, .BASE, {} }, + { .STLUR, {.X_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_S9,.NONE,.NONE}, 0xD9000000, 0xFFE00C00, .BASE, {is_64=true} }, { .LDAPURB, {.W_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_S9,.NONE,.NONE}, 0x19400000, 0xFFE00C00, .BASE, {} }, { .STLURB, {.W_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_S9,.NONE,.NONE}, 0x19000000, 0xFFE00C00, .BASE, {} }, { .LDAPURH, {.W_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_S9,.NONE,.NONE}, 0x59400000, 0xFFE00C00, .BASE, {} }, @@ -1256,14 +1315,14 @@ DECODE_ENTRIES := [1389]lib.Decode_Entry{ { .CRC32CH, {.W_REG,.W_REG,.W_REG,.NONE}, {.RD,.RN,.RM,.NONE}, 0x1AC05400, 0xFFE0FC00, .CRC32, {} }, { .CRC32CW, {.W_REG,.W_REG,.W_REG,.NONE}, {.RD,.RN,.RM,.NONE}, 0x1AC05800, 0xFFE0FC00, .CRC32, {} }, { .CRC32CX, {.W_REG,.W_REG,.X_REG,.NONE}, {.RD,.RN,.RM,.NONE}, 0x9AC05C00, 0xFFE0FC00, .CRC32, {is_64=true} }, - { .ADC, {.W_REG,.W_REG,.W_REG,.NONE}, {.RD,.RN,.RM,.NONE}, 0x1A000000, 0xFFE0FC00, .BASE, {} }, { .ADC, {.X_REG,.X_REG,.X_REG,.NONE}, {.RD,.RN,.RM,.NONE}, 0x9A000000, 0xFFE0FC00, .BASE, {is_64=true} }, + { .ADC, {.W_REG,.W_REG,.W_REG,.NONE}, {.RD,.RN,.RM,.NONE}, 0x1A000000, 0xFFE0FC00, .BASE, {} }, { .ADCS, {.X_REG,.X_REG,.X_REG,.NONE}, {.RD,.RN,.RM,.NONE}, 0xBA000000, 0xFFE0FC00, .BASE, {sets_flags=true, is_64=true} }, { .ADCS, {.W_REG,.W_REG,.W_REG,.NONE}, {.RD,.RN,.RM,.NONE}, 0x3A000000, 0xFFE0FC00, .BASE, {sets_flags=true} }, - { .SBC, {.X_REG,.X_REG,.X_REG,.NONE}, {.RD,.RN,.RM,.NONE}, 0xDA000000, 0xFFE0FC00, .BASE, {is_64=true} }, { .SBC, {.W_REG,.W_REG,.W_REG,.NONE}, {.RD,.RN,.RM,.NONE}, 0x5A000000, 0xFFE0FC00, .BASE, {} }, - { .SBCS, {.X_REG,.X_REG,.X_REG,.NONE}, {.RD,.RN,.RM,.NONE}, 0xFA000000, 0xFFE0FC00, .BASE, {sets_flags=true, is_64=true} }, + { .SBC, {.X_REG,.X_REG,.X_REG,.NONE}, {.RD,.RN,.RM,.NONE}, 0xDA000000, 0xFFE0FC00, .BASE, {is_64=true} }, { .SBCS, {.W_REG,.W_REG,.W_REG,.NONE}, {.RD,.RN,.RM,.NONE}, 0x7A000000, 0xFFE0FC00, .BASE, {sets_flags=true} }, + { .SBCS, {.X_REG,.X_REG,.X_REG,.NONE}, {.RD,.RN,.RM,.NONE}, 0xFA000000, 0xFFE0FC00, .BASE, {sets_flags=true, is_64=true} }, { .CCMP_REG, {.X_REG,.X_REG,.NZCV_IMM,.COND}, {.RN,.RM,.NZCV_FIELD,.COND_HI}, 0xFA400000, 0xFFE00C10, .BASE, {sets_flags=true, is_64=true} }, { .CCMP_REG, {.W_REG,.W_REG,.NZCV_IMM,.COND}, {.RN,.RM,.NZCV_FIELD,.COND_HI}, 0x7A400000, 0xFFE00C10, .BASE, {sets_flags=true} }, { .CCMN_REG, {.X_REG,.X_REG,.NZCV_IMM,.COND}, {.RN,.RM,.NZCV_FIELD,.COND_HI}, 0xBA400000, 0xFFE00C10, .BASE, {sets_flags=true, is_64=true} }, @@ -1289,14 +1348,14 @@ DECODE_ENTRIES := [1389]lib.Decode_Entry{ { .CPYE, {.XSP_REG,.XSP_REG,.X_REG,.NONE}, {.RD,.RN,.RM,.NONE}, 0x1D800400, 0xFFE03C00, .BASE, {is_64=true} }, { .LDR_V, {.Q_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_U12,.NONE,.NONE}, 0x3DC00000, 0xFFC00000, .FP, {} }, { .LDR_V, {.S_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_U12,.NONE,.NONE}, 0xBD400000, 0xFFC00000, .FP, {} }, - { .LDR_V, {.B_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_U12,.NONE,.NONE}, 0x3D400000, 0xFFC00000, .FP, {} }, { .LDR_V, {.H_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_U12,.NONE,.NONE}, 0x7D400000, 0xFFC00000, .FP, {} }, { .LDR_V, {.D_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_U12,.NONE,.NONE}, 0xFD400000, 0xFFC00000, .FP, {} }, + { .LDR_V, {.B_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_U12,.NONE,.NONE}, 0x3D400000, 0xFFC00000, .FP, {} }, + { .STR_V, {.D_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_U12,.NONE,.NONE}, 0xFD000000, 0xFFC00000, .FP, {} }, + { .STR_V, {.S_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_U12,.NONE,.NONE}, 0xBD000000, 0xFFC00000, .FP, {} }, { .STR_V, {.Q_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_U12,.NONE,.NONE}, 0x3D800000, 0xFFC00000, .FP, {} }, { .STR_V, {.B_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_U12,.NONE,.NONE}, 0x3D000000, 0xFFC00000, .FP, {} }, { .STR_V, {.H_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_U12,.NONE,.NONE}, 0x7D000000, 0xFFC00000, .FP, {} }, - { .STR_V, {.S_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_U12,.NONE,.NONE}, 0xBD000000, 0xFFC00000, .FP, {} }, - { .STR_V, {.D_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_U12,.NONE,.NONE}, 0xFD000000, 0xFFC00000, .FP, {} }, { .FMOV_REG, {.S_REG,.S_REG,.NONE,.NONE}, {.RD,.RN,.NONE,.NONE}, 0x1E204000, 0xFFFFFC00, .FP, {} }, { .FMOV_REG, {.D_REG,.D_REG,.NONE,.NONE}, {.RD,.RN,.NONE,.NONE}, 0x1E604000, 0xFFFFFC00, .FP, {} }, { .FMOV_GEN, {.D_REG,.X_REG,.NONE,.NONE}, {.RD,.RN,.NONE,.NONE}, 0x9E670000, 0xFFFFFC00, .FP, {is_64=true} }, @@ -1407,14 +1466,14 @@ DECODE_INDEX_OP0 := [16]lib.Decode_Index{ 0x04 = { 454, 76}, 0x05 = { 530, 50}, 0x06 = { 580, 8}, - 0x07 = { 588, 280}, - 0x08 = { 868, 16}, - 0x09 = { 884, 34}, - 0x0A = { 918, 98}, - 0x0B = {1016, 21}, - 0x0C = {1037, 150}, - 0x0D = {1187, 88}, - 0x0E = {1275, 13}, - 0x0F = {1288, 101}, + 0x07 = { 588, 339}, + 0x08 = { 927, 16}, + 0x09 = { 943, 34}, + 0x0A = { 977, 98}, + 0x0B = {1075, 21}, + 0x0C = {1096, 150}, + 0x0D = {1246, 88}, + 0x0E = {1334, 13}, + 0x0F = {1347, 101}, } diff --git a/core/rexcode/arm64/tablegen/generated/encode_tables.odin b/core/rexcode/arm64/tablegen/generated/encode_tables.odin index 7db10ca11..2f14fad07 100644 --- a/core/rexcode/arm64/tablegen/generated/encode_tables.odin +++ b/core/rexcode/arm64/tablegen/generated/encode_tables.odin @@ -8,7 +8,7 @@ package rexcode_arm64_generated import lib "../.." @(rodata) -ENCODE_FORMS := [1387]lib.Encoding{ +ENCODE_FORMS := [1446]lib.Encoding{ // .ADD_IMM { .ADD_IMM, {.WSP_REG,.WSP_REG,.IMM_12,.NONE}, {.RD,.RN,.IMM12,.NONE}, 0x11000000, 0xFF800000, .BASE, {} }, { .ADD_IMM, {.XSP_REG,.XSP_REG,.IMM_12,.NONE}, {.RD,.RN,.IMM12,.NONE}, 0x91000000, 0xFF800000, .BASE, {is_64=true} }, @@ -1047,6 +1047,42 @@ ENCODE_FORMS := [1387]lib.Encoding{ { .UABA, {.V_8H,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E607C00, 0xFFE0FC00, .NEON, {} }, { .UABA, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2EA07C00, 0xFFE0FC00, .NEON, {} }, { .UABA, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EA07C00, 0xFFE0FC00, .NEON, {} }, + // .ADDP_V + { .ADDP_V, {.V_8B,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E20BC00, 0xFFE0FC00, .NEON, {} }, + { .ADDP_V, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E20BC00, 0xFFE0FC00, .NEON, {} }, + { .ADDP_V, {.V_4H,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E60BC00, 0xFFE0FC00, .NEON, {} }, + { .ADDP_V, {.V_8H,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E60BC00, 0xFFE0FC00, .NEON, {} }, + { .ADDP_V, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0EA0BC00, 0xFFE0FC00, .NEON, {} }, + { .ADDP_V, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EA0BC00, 0xFFE0FC00, .NEON, {} }, + { .ADDP_V, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EE0BC00, 0xFFE0FC00, .NEON, {} }, + // .SMAXP + { .SMAXP, {.V_8B,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E20A400, 0xFFE0FC00, .NEON, {} }, + { .SMAXP, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E20A400, 0xFFE0FC00, .NEON, {} }, + { .SMAXP, {.V_4H,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E60A400, 0xFFE0FC00, .NEON, {} }, + { .SMAXP, {.V_8H,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E60A400, 0xFFE0FC00, .NEON, {} }, + { .SMAXP, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0EA0A400, 0xFFE0FC00, .NEON, {} }, + { .SMAXP, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EA0A400, 0xFFE0FC00, .NEON, {} }, + // .UMAXP + { .UMAXP, {.V_8B,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E20A400, 0xFFE0FC00, .NEON, {} }, + { .UMAXP, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E20A400, 0xFFE0FC00, .NEON, {} }, + { .UMAXP, {.V_4H,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E60A400, 0xFFE0FC00, .NEON, {} }, + { .UMAXP, {.V_8H,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E60A400, 0xFFE0FC00, .NEON, {} }, + { .UMAXP, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2EA0A400, 0xFFE0FC00, .NEON, {} }, + { .UMAXP, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EA0A400, 0xFFE0FC00, .NEON, {} }, + // .SMINP + { .SMINP, {.V_8B,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E20AC00, 0xFFE0FC00, .NEON, {} }, + { .SMINP, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E20AC00, 0xFFE0FC00, .NEON, {} }, + { .SMINP, {.V_4H,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E60AC00, 0xFFE0FC00, .NEON, {} }, + { .SMINP, {.V_8H,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E60AC00, 0xFFE0FC00, .NEON, {} }, + { .SMINP, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0EA0AC00, 0xFFE0FC00, .NEON, {} }, + { .SMINP, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EA0AC00, 0xFFE0FC00, .NEON, {} }, + // .UMINP + { .UMINP, {.V_8B,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E20AC00, 0xFFE0FC00, .NEON, {} }, + { .UMINP, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E20AC00, 0xFFE0FC00, .NEON, {} }, + { .UMINP, {.V_4H,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E60AC00, 0xFFE0FC00, .NEON, {} }, + { .UMINP, {.V_8H,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E60AC00, 0xFFE0FC00, .NEON, {} }, + { .UMINP, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2EA0AC00, 0xFFE0FC00, .NEON, {} }, + { .UMINP, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EA0AC00, 0xFFE0FC00, .NEON, {} }, // .SQDMULH { .SQDMULH, {.V_4H,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E60B400, 0xFFE0FC00, .NEON, {} }, { .SQDMULH, {.V_8H,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E60B400, 0xFFE0FC00, .NEON, {} }, @@ -1136,6 +1172,38 @@ ENCODE_FORMS := [1387]lib.Encoding{ { .BIF, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EE01C00, 0xFFE0FC00, .NEON, {} }, // .BSL { .BSL, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E601C00, 0xFFE0FC00, .NEON, {} }, + // .SRSHL + { .SRSHL, {.V_8B,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E205400, 0xFFE0FC00, .NEON, {} }, + { .SRSHL, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E205400, 0xFFE0FC00, .NEON, {} }, + { .SRSHL, {.V_4H,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E605400, 0xFFE0FC00, .NEON, {} }, + { .SRSHL, {.V_8H,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E605400, 0xFFE0FC00, .NEON, {} }, + { .SRSHL, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0EA05400, 0xFFE0FC00, .NEON, {} }, + { .SRSHL, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EA05400, 0xFFE0FC00, .NEON, {} }, + { .SRSHL, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EE05400, 0xFFE0FC00, .NEON, {} }, + // .URSHL + { .URSHL, {.V_8B,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E205400, 0xFFE0FC00, .NEON, {} }, + { .URSHL, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E205400, 0xFFE0FC00, .NEON, {} }, + { .URSHL, {.V_4H,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E605400, 0xFFE0FC00, .NEON, {} }, + { .URSHL, {.V_8H,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E605400, 0xFFE0FC00, .NEON, {} }, + { .URSHL, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2EA05400, 0xFFE0FC00, .NEON, {} }, + { .URSHL, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EA05400, 0xFFE0FC00, .NEON, {} }, + { .URSHL, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EE05400, 0xFFE0FC00, .NEON, {} }, + // .SSHL + { .SSHL, {.V_8B,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E204400, 0xFFE0FC00, .NEON, {} }, + { .SSHL, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E204400, 0xFFE0FC00, .NEON, {} }, + { .SSHL, {.V_4H,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E604400, 0xFFE0FC00, .NEON, {} }, + { .SSHL, {.V_8H,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E604400, 0xFFE0FC00, .NEON, {} }, + { .SSHL, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0EA04400, 0xFFE0FC00, .NEON, {} }, + { .SSHL, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EA04400, 0xFFE0FC00, .NEON, {} }, + { .SSHL, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EE04400, 0xFFE0FC00, .NEON, {} }, + // .USHL + { .USHL, {.V_8B,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E204400, 0xFFE0FC00, .NEON, {} }, + { .USHL, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E204400, 0xFFE0FC00, .NEON, {} }, + { .USHL, {.V_4H,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E604400, 0xFFE0FC00, .NEON, {} }, + { .USHL, {.V_8H,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E604400, 0xFFE0FC00, .NEON, {} }, + { .USHL, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2EA04400, 0xFFE0FC00, .NEON, {} }, + { .USHL, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EA04400, 0xFFE0FC00, .NEON, {} }, + { .USHL, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EE04400, 0xFFE0FC00, .NEON, {} }, // .NOT_V { .NOT_V, {.V_8B,.V_8B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x2E205800, 0xFFFFFC00, .NEON, {} }, { .NOT_V, {.V_16B,.V_16B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x6E205800, 0xFFFFFC00, .NEON, {} }, @@ -2634,704 +2702,704 @@ ENCODE_RUNS := [lib.Mnemonic]lib.Encode_Run{ .UABD = { 642, 6}, .SABA = { 648, 6}, .UABA = { 654, 6}, - .ADDP_V = { 660, 0}, - .ADDV = { 660, 0}, - .SADDLP = { 660, 0}, - .UADDLP = { 660, 0}, - .SADALP = { 660, 0}, - .UADALP = { 660, 0}, - .SADDLV = { 660, 0}, - .UADDLV = { 660, 0}, - .SMAXV = { 660, 0}, - .UMAXV = { 660, 0}, - .SMINV = { 660, 0}, - .UMINV = { 660, 0}, - .SMAXP = { 660, 0}, - .UMAXP = { 660, 0}, - .SMINP = { 660, 0}, - .UMINP = { 660, 0}, - .SADDL = { 660, 0}, - .SADDL2 = { 660, 0}, - .UADDL = { 660, 0}, - .UADDL2 = { 660, 0}, - .SSUBL = { 660, 0}, - .SSUBL2 = { 660, 0}, - .USUBL = { 660, 0}, - .USUBL2 = { 660, 0}, - .SADDW = { 660, 0}, - .SADDW2 = { 660, 0}, - .UADDW = { 660, 0}, - .UADDW2 = { 660, 0}, - .SSUBW = { 660, 0}, - .SSUBW2 = { 660, 0}, - .USUBW = { 660, 0}, - .USUBW2 = { 660, 0}, - .RADDHN = { 660, 0}, - .RADDHN2 = { 660, 0}, - .RSUBHN = { 660, 0}, - .RSUBHN2 = { 660, 0}, - .ADDHN = { 660, 0}, - .ADDHN2 = { 660, 0}, - .SUBHN = { 660, 0}, - .SUBHN2 = { 660, 0}, - .XTN = { 660, 0}, - .XTN2 = { 660, 0}, - .SQXTN = { 660, 0}, - .SQXTN2 = { 660, 0}, - .UQXTN = { 660, 0}, - .UQXTN2 = { 660, 0}, - .SQXTUN = { 660, 0}, - .SQXTUN2 = { 660, 0}, - .SMULL_V = { 660, 0}, - .SMULL2_V = { 660, 0}, - .UMULL_V = { 660, 0}, - .UMULL2_V = { 660, 0}, - .SMLAL = { 660, 0}, - .SMLAL2 = { 660, 0}, - .UMLAL = { 660, 0}, - .UMLAL2 = { 660, 0}, - .SMLSL = { 660, 0}, - .SMLSL2 = { 660, 0}, - .UMLSL = { 660, 0}, - .UMLSL2 = { 660, 0}, - .SQDMULL = { 660, 0}, - .SQDMULL2 = { 660, 0}, - .SQDMLAL = { 660, 0}, - .SQDMLAL2 = { 660, 0}, - .SQDMLSL = { 660, 0}, - .SQDMLSL2 = { 660, 0}, - .SQDMULH = { 660, 4}, - .SQRDMULH = { 664, 4}, - .SDOT = { 668, 2}, - .UDOT = { 670, 2}, - .USDOT = { 672, 0}, - .FADD_V = { 672, 3}, - .FSUB_V = { 675, 3}, - .FMUL_V = { 678, 3}, - .FDIV_V = { 681, 3}, - .FNEG_V = { 684, 0}, - .FABS_V = { 684, 0}, - .FSQRT_V = { 684, 0}, - .FMLA_V = { 684, 2}, - .FMLS_V = { 686, 2}, - .FMULX = { 688, 0}, - .FMAX_V = { 688, 0}, - .FMIN_V = { 688, 0}, - .FMAXNM_V = { 688, 0}, - .FMINNM_V = { 688, 0}, - .FMAXP_V = { 688, 0}, - .FMINP_V = { 688, 0}, - .FMAXNMP = { 688, 0}, - .FMINNMP = { 688, 0}, - .FMAXV_V = { 688, 0}, - .FMINV_V = { 688, 0}, - .FMAXNMV = { 688, 0}, - .FMINNMV = { 688, 0}, - .FRECPE = { 688, 0}, - .FRSQRTE = { 688, 0}, - .FRECPS = { 688, 0}, - .FRSQRTS = { 688, 0}, - .FRECPX = { 688, 0}, - .FADDP_V = { 688, 0}, - .FRINTA_V = { 688, 0}, - .FRINTI_V = { 688, 0}, - .FRINTM_V = { 688, 0}, - .FRINTN_V = { 688, 0}, - .FRINTP_V = { 688, 0}, - .FRINTX_V = { 688, 0}, - .FRINTZ_V = { 688, 0}, - .SCVTF_V = { 688, 0}, - .UCVTF_V = { 688, 0}, - .FCVTAS_V = { 688, 0}, - .FCVTAU_V = { 688, 0}, - .FCVTMS_V = { 688, 0}, - .FCVTMU_V = { 688, 0}, - .FCVTNS_V = { 688, 0}, - .FCVTNU_V = { 688, 0}, - .FCVTPS_V = { 688, 0}, - .FCVTPU_V = { 688, 0}, - .FCVTZS_V = { 688, 0}, - .FCVTZU_V = { 688, 0}, - .FCVTL = { 688, 0}, - .FCVTL2 = { 688, 0}, - .FCVTN = { 688, 0}, - .FCVTN2 = { 688, 0}, - .FCVTXN = { 688, 0}, - .FCVTXN2 = { 688, 0}, - .FCMEQ = { 688, 0}, - .FCMGE = { 688, 0}, - .FCMGT = { 688, 0}, - .FCMLE = { 688, 0}, - .FCMLT = { 688, 0}, - .FACGE = { 688, 0}, - .FACGT = { 688, 0}, - .CMEQ = { 688, 4}, - .CMGE = { 692, 7}, - .CMGT = { 699, 2}, - .CMHI = { 701, 2}, - .CMHS = { 703, 7}, - .CMLE = { 710, 0}, - .CMLT = { 710, 0}, - .CMTST = { 710, 7}, - .AND_V = { 717, 1}, - .ORR_V = { 718, 1}, - .EOR_V = { 719, 1}, - .BIC_V = { 720, 1}, - .ORN_V = { 721, 1}, - .MVN_V = { 722, 0}, - .BIT = { 722, 1}, - .BIF = { 723, 1}, - .BSL = { 724, 1}, - .SHL_V = { 725, 0}, - .SQSHL_V = { 725, 0}, - .SQSHLU = { 725, 0}, - .SRSHL = { 725, 0}, - .URSHL = { 725, 0}, - .SSHR = { 725, 0}, - .USHR = { 725, 0}, - .SSRA = { 725, 0}, - .USRA = { 725, 0}, - .SRSHR = { 725, 0}, - .URSHR = { 725, 0}, - .SRSRA = { 725, 0}, - .URSRA = { 725, 0}, - .SSHL = { 725, 0}, - .USHL = { 725, 0}, - .SLI = { 725, 0}, - .SRI = { 725, 0}, - .SSHLL = { 725, 0}, - .SSHLL2 = { 725, 0}, - .USHLL = { 725, 0}, - .USHLL2 = { 725, 0}, - .SXTL = { 725, 0}, - .SXTL2 = { 725, 0}, - .UXTL = { 725, 0}, - .UXTL2 = { 725, 0}, - .SHRN = { 725, 0}, - .SHRN2 = { 725, 0}, - .RSHRN = { 725, 0}, - .RSHRN2 = { 725, 0}, - .SQSHRN = { 725, 0}, - .SQSHRN2 = { 725, 0}, - .UQSHRN = { 725, 0}, - .UQSHRN2 = { 725, 0}, - .SQRSHRN = { 725, 0}, - .SQRSHRN2 = { 725, 0}, - .UQRSHRN = { 725, 0}, - .UQRSHRN2 = { 725, 0}, - .SQSHRUN = { 725, 0}, - .SQSHRUN2 = { 725, 0}, - .SQRSHRUN = { 725, 0}, - .SQRSHRUN2 = { 725, 0}, - .DUP_V = { 725, 0}, - .INS = { 725, 0}, - .MOV_V = { 725, 0}, - .EXT_V = { 725, 0}, - .TBL = { 725, 0}, - .TBX = { 725, 0}, - .ZIP1 = { 725, 0}, - .ZIP2 = { 725, 0}, - .UZP1 = { 725, 0}, - .UZP2 = { 725, 0}, - .TRN1 = { 725, 0}, - .TRN2 = { 725, 0}, - .NOT_V = { 725, 2}, - .RBIT_V = { 727, 2}, - .REV16_V = { 729, 2}, - .REV32_V = { 731, 4}, - .REV64 = { 735, 6}, - .CLS_V = { 741, 6}, - .CLZ_V = { 747, 6}, - .CNT = { 753, 2}, - .URECPE_V = { 755, 2}, - .URSQRTE_V = { 757, 2}, - .MOVI = { 759, 0}, - .MVNI = { 759, 0}, - .FMOV_V_IMM = { 759, 0}, - .LD1 = { 759, 4}, - .LD2 = { 763, 0}, - .LD3 = { 763, 0}, - .LD4 = { 763, 0}, - .ST1 = { 763, 4}, - .ST2 = { 767, 0}, - .ST3 = { 767, 0}, - .ST4 = { 767, 0}, - .LD1R = { 767, 0}, - .LD2R = { 767, 0}, - .LD3R = { 767, 0}, - .LD4R = { 767, 0}, - .LD1_LANE = { 767, 0}, - .LD2_LANE = { 767, 0}, - .LD3_LANE = { 767, 0}, - .LD4_LANE = { 767, 0}, - .ST1_LANE = { 767, 0}, - .ST2_LANE = { 767, 0}, - .ST3_LANE = { 767, 0}, - .ST4_LANE = { 767, 0}, - .LDR_V = { 767, 5}, - .STR_V = { 772, 5}, - .LDP_V = { 777, 0}, - .STP_V = { 777, 0}, - .LDUR_V = { 777, 0}, - .STUR_V = { 777, 0}, - .SVE_ADD_Z = { 777, 4}, - .SVE_SUB_Z = { 781, 4}, - .SVE_SQADD_Z = { 785, 4}, - .SVE_UQADD_Z = { 789, 4}, - .SVE_SQSUB_Z = { 793, 4}, - .SVE_UQSUB_Z = { 797, 4}, - .SVE_ADD_PRED = { 801, 4}, - .SVE_SUB_PRED = { 805, 4}, - .SVE_SUBR_PRED = { 809, 4}, - .SVE_MUL_PRED = { 813, 4}, - .SVE_SMULH_PRED = { 817, 4}, - .SVE_UMULH_PRED = { 821, 4}, - .SVE_SDIV_PRED = { 825, 2}, - .SVE_UDIV_PRED = { 827, 2}, - .SVE_SMAX_PRED = { 829, 4}, - .SVE_UMAX_PRED = { 833, 4}, - .SVE_SMIN_PRED = { 837, 4}, - .SVE_UMIN_PRED = { 841, 4}, - .SVE_SABD_PRED = { 845, 4}, - .SVE_UABD_PRED = { 849, 4}, - .SVE_AND_PRED = { 853, 1}, - .SVE_ORR_PRED = { 854, 1}, - .SVE_EOR_PRED = { 855, 1}, - .SVE_BIC_PRED = { 856, 1}, - .SVE_ASR_PRED = { 857, 4}, - .SVE_LSL_PRED = { 861, 4}, - .SVE_LSR_PRED = { 865, 4}, - .SVE_ASRR_PRED = { 869, 0}, - .SVE_LSLR_PRED = { 869, 0}, - .SVE_LSRR_PRED = { 869, 0}, - .SVE_ABS_PRED = { 869, 4}, - .SVE_NEG_PRED = { 873, 4}, - .SVE_CLS_PRED = { 877, 4}, - .SVE_CLZ_PRED = { 881, 4}, - .SVE_CNT_PRED = { 885, 4}, - .SVE_MOV_PRED = { 889, 0}, - .SVE_FADD_Z = { 889, 3}, - .SVE_FSUB_Z = { 892, 3}, - .SVE_FMUL_Z = { 895, 3}, - .SVE_FRECPS = { 898, 3}, - .SVE_FRSQRTS = { 901, 3}, - .SVE_FTSMUL = { 904, 3}, - .SVE_FADD_PRED = { 907, 3}, - .SVE_FSUB_PRED = { 910, 3}, - .SVE_FSUBR_PRED = { 913, 0}, - .SVE_FMUL_PRED = { 913, 3}, - .SVE_FDIV_PRED = { 916, 3}, - .SVE_FDIVR_PRED = { 919, 0}, - .SVE_FMAX_PRED = { 919, 3}, - .SVE_FMIN_PRED = { 922, 3}, - .SVE_FMAXNM_PRED = { 925, 3}, - .SVE_FMINNM_PRED = { 928, 3}, - .SVE_FABS_Z = { 931, 3}, - .SVE_FNEG_Z = { 934, 3}, - .SVE_FSQRT_Z = { 937, 3}, - .SVE_FRECPX_Z = { 940, 0}, - .SVE_FRINTN = { 940, 0}, - .SVE_FRINTP = { 940, 0}, - .SVE_FRINTM = { 940, 0}, - .SVE_FRINTZ = { 940, 0}, - .SVE_FRINTA = { 940, 0}, - .SVE_FRINTX = { 940, 0}, - .SVE_FRINTI = { 940, 0}, - .SVE_FMLA = { 940, 3}, - .SVE_FMLS = { 943, 3}, - .SVE_FNMLA = { 946, 3}, - .SVE_FNMLS = { 949, 3}, - .SVE_AND_P = { 952, 1}, - .SVE_BIC_P = { 953, 1}, - .SVE_ORR_P = { 954, 1}, - .SVE_EOR_P = { 955, 1}, - .SVE_NAND_P = { 956, 1}, - .SVE_NOR_P = { 957, 1}, - .SVE_ORN_P = { 958, 1}, - .SVE_SEL_P = { 959, 1}, - .SVE_ANDS_P = { 960, 1}, - .SVE_BICS_P = { 961, 1}, - .SVE_ORRS_P = { 962, 1}, - .SVE_EORS_P = { 963, 1}, - .SVE_NANDS_P = { 964, 0}, - .SVE_NORS_P = { 964, 0}, - .SVE_ORNS_P = { 964, 0}, - .SVE_NOT_P = { 964, 0}, - .SVE_MOV_P = { 964, 0}, - .SVE_MOVS_P = { 964, 0}, - .SVE_PTRUE = { 964, 1}, - .SVE_PTRUES = { 965, 1}, - .SVE_PFALSE = { 966, 1}, - .SVE_PFIRST = { 967, 1}, - .SVE_PNEXT = { 968, 1}, - .SVE_BRKA = { 969, 0}, - .SVE_BRKB = { 969, 0}, - .SVE_BRKAS = { 969, 0}, - .SVE_BRKBS = { 969, 0}, - .SVE_BRKPA = { 969, 0}, - .SVE_BRKPB = { 969, 0}, - .SVE_BRKN = { 969, 0}, - .SVE_RDFFR = { 969, 0}, - .SVE_WRFFR = { 969, 0}, - .SVE_SETFFR = { 969, 0}, - .SVE_CMPEQ = { 969, 4}, - .SVE_CMPNE = { 973, 4}, - .SVE_CMPGE = { 977, 4}, - .SVE_CMPGT = { 981, 4}, - .SVE_CMPLE = { 985, 0}, - .SVE_CMPLT = { 985, 0}, - .SVE_CMPHI = { 985, 4}, - .SVE_CMPHS = { 989, 4}, - .SVE_CMPLO = { 993, 0}, - .SVE_CMPLS = { 993, 0}, - .SVE_FCMEQ = { 993, 0}, - .SVE_FCMNE = { 993, 0}, - .SVE_FCMGE = { 993, 0}, - .SVE_FCMGT = { 993, 0}, - .SVE_FCMLE = { 993, 0}, - .SVE_FCMLT = { 993, 0}, - .SVE_FCMUO = { 993, 0}, - .SVE_DUP_Z = { 993, 4}, - .SVE_INSR = { 997, 0}, - .SVE_REV_Z = { 997, 4}, - .SVE_REV_P = { 1001, 1}, - .SVE_TBL = { 1002, 4}, - .SVE_ZIP1_Z = { 1006, 4}, - .SVE_ZIP2_Z = { 1010, 4}, - .SVE_UZP1_Z = { 1014, 4}, - .SVE_UZP2_Z = { 1018, 4}, - .SVE_TRN1_Z = { 1022, 4}, - .SVE_TRN2_Z = { 1026, 4}, - .SVE_ZIP1_P = { 1030, 1}, - .SVE_ZIP2_P = { 1031, 1}, - .SVE_UZP1_P = { 1032, 1}, - .SVE_UZP2_P = { 1033, 1}, - .SVE_TRN1_P = { 1034, 1}, - .SVE_TRN2_P = { 1035, 1}, - .SVE_CPY_Z = { 1036, 0}, - .SVE_COMPACT = { 1036, 0}, - .SVE_EXT_Z = { 1036, 0}, - .SVE_LD1B = { 1036, 1}, - .SVE_LD1H = { 1037, 1}, - .SVE_LD1W = { 1038, 1}, - .SVE_LD1D = { 1039, 1}, - .SVE_LD1SB = { 1040, 1}, - .SVE_LD1SH = { 1041, 1}, - .SVE_LD1SW = { 1042, 1}, - .SVE_ST1B = { 1043, 1}, - .SVE_ST1H = { 1044, 1}, - .SVE_ST1W = { 1045, 1}, - .SVE_ST1D = { 1046, 1}, - .SVE_LDR_Z = { 1047, 1}, - .SVE_STR_Z = { 1048, 1}, - .SVE_LDR_P = { 1049, 1}, - .SVE_STR_P = { 1050, 1}, - .SVE_LDFF1B = { 1051, 1}, - .SVE_LDFF1H = { 1052, 1}, - .SVE_LDFF1W = { 1053, 1}, - .SVE_LDFF1D = { 1054, 1}, - .SVE_WHILEGE = { 1055, 1}, - .SVE_WHILEGT = { 1056, 1}, - .SVE_WHILELE = { 1057, 1}, - .SVE_WHILELT = { 1058, 1}, - .SVE_WHILEHI = { 1059, 1}, - .SVE_WHILEHS = { 1060, 1}, - .SVE_WHILELO = { 1061, 1}, - .SVE_WHILELS = { 1062, 1}, - .SVE_SQRDMLAH = { 1063, 4}, - .SVE_SQRDMLSH = { 1067, 4}, - .SVE_ADCLB = { 1071, 2}, - .SVE_ADCLT = { 1073, 2}, - .SVE_SBCLB = { 1075, 2}, - .SVE_SBCLT = { 1077, 2}, - .SVE_TBL2 = { 1079, 1}, - .SVE_TBX = { 1080, 1}, - .SVE_AESE = { 1081, 1}, - .SVE_AESD = { 1082, 1}, - .SVE_AESMC = { 1083, 1}, - .SVE_AESIMC = { 1084, 1}, - .SVE_BCAX_Z = { 1085, 0}, - .SVE_XAR_Z = { 1085, 0}, - .SVE_EOR3_Z = { 1085, 0}, - .SVE_MATCH = { 1085, 2}, - .SVE_NMATCH = { 1087, 2}, - .SVE_HISTCNT = { 1089, 2}, - .SVE_HISTSEG = { 1091, 1}, - .SME_SMSTART = { 1092, 1}, - .SME_SMSTOP = { 1093, 1}, - .SME_RDSVL = { 1094, 1}, - .SME_ADDHA = { 1095, 0}, - .SME_ADDVA = { 1095, 0}, - .SME_ZERO = { 1095, 1}, - .SME_FMOPA = { 1096, 1}, - .SME_FMOPS = { 1097, 1}, - .SME_BFMOPA = { 1098, 1}, - .SME_BFMOPS = { 1099, 1}, - .SME_SMOPA = { 1100, 2}, - .SME_SMOPS = { 1102, 2}, - .SME_UMOPA = { 1104, 2}, - .SME_UMOPS = { 1106, 2}, - .SME_USMOPA = { 1108, 1}, - .SME_SUMOPA = { 1109, 1}, - .SME_MOVA_TO_Z = { 1110, 0}, - .SME_MOVA_TO_ZA = { 1110, 0}, - .SME_LD1B_ZA = { 1110, 0}, - .SME_LD1H_ZA = { 1110, 0}, - .SME_LD1W_ZA = { 1110, 0}, - .SME_LD1D_ZA = { 1110, 0}, - .SME_LD1Q_ZA = { 1110, 0}, - .SME_ST1B_ZA = { 1110, 0}, - .SME_ST1H_ZA = { 1110, 0}, - .SME_ST1W_ZA = { 1110, 0}, - .SME_ST1D_ZA = { 1110, 0}, - .SME_ST1Q_ZA = { 1110, 0}, - .SME_LDR_ZA = { 1110, 1}, - .SME_STR_ZA = { 1111, 1}, - .SVE_FMLA_IDX_H = { 1112, 1}, - .SVE_FMLA_IDX_S = { 1113, 1}, - .SVE_FMLA_IDX_D = { 1114, 1}, - .SVE_FMLS_IDX_H = { 1115, 1}, - .SVE_FMLS_IDX_S = { 1116, 1}, - .SVE_FMLS_IDX_D = { 1117, 1}, - .SVE_LD1B_GATHER_S = { 1118, 1}, - .SVE_LD1B_GATHER_D = { 1119, 1}, - .SVE_LD1H_GATHER_S = { 1120, 1}, - .SVE_LD1H_GATHER_D = { 1121, 1}, - .SVE_LD1W_GATHER_S = { 1122, 1}, - .SVE_LD1W_GATHER_D = { 1123, 1}, - .SVE_LD1D_GATHER_D = { 1124, 1}, - .SVE_LD1SB_GATHER_S = { 1125, 1}, - .SVE_LD1SB_GATHER_D = { 1126, 1}, - .SVE_LD1SH_GATHER_S = { 1127, 1}, - .SVE_LD1SH_GATHER_D = { 1128, 1}, - .SVE_LD1SW_GATHER_D = { 1129, 1}, - .SVE_ST1B_SCATTER_S = { 1130, 1}, - .SVE_ST1B_SCATTER_D = { 1131, 1}, - .SVE_ST1H_SCATTER_S = { 1132, 1}, - .SVE_ST1H_SCATTER_D = { 1133, 1}, - .SVE_ST1W_SCATTER_S = { 1134, 1}, - .SVE_ST1W_SCATTER_D = { 1135, 1}, - .SVE_ST1D_SCATTER_D = { 1136, 1}, - .SME_LD1B_TILE = { 1137, 1}, - .SME_LD1H_TILE = { 1138, 1}, - .SME_LD1W_TILE = { 1139, 1}, - .SME_LD1D_TILE = { 1140, 1}, - .SME_LD1Q_TILE = { 1141, 1}, - .SME_ST1B_TILE = { 1142, 1}, - .SME_ST1H_TILE = { 1143, 1}, - .SME_ST1W_TILE = { 1144, 1}, - .SME_ST1D_TILE = { 1145, 1}, - .SME_ST1Q_TILE = { 1146, 1}, - .SME_MOVA_Z_FROM_TILE = { 1147, 1}, - .SME_MOVA_TILE_FROM_Z = { 1148, 1}, - .FCMLA_4H = { 1149, 1}, - .FCMLA_8H = { 1150, 1}, - .FCMLA_4S = { 1151, 1}, - .FCMLA_2D = { 1152, 1}, - .FCADD_4H = { 1153, 1}, - .FCADD_8H = { 1154, 1}, - .FCADD_4S = { 1155, 1}, - .FCADD_2D = { 1156, 1}, - .SVE_PRFB = { 1157, 1}, - .SVE_PRFH = { 1158, 1}, - .SVE_PRFW = { 1159, 1}, - .SVE_PRFD = { 1160, 1}, - .SVE_LDNT1B = { 1161, 1}, - .SVE_LDNT1H = { 1162, 1}, - .SVE_LDNT1W = { 1163, 1}, - .SVE_LDNT1D = { 1164, 1}, - .SVE_STNT1B = { 1165, 1}, - .SVE_STNT1H = { 1166, 1}, - .SVE_STNT1W = { 1167, 1}, - .SVE_STNT1D = { 1168, 1}, - .SVE_EXT = { 1169, 1}, - .SVE_SPLICE = { 1170, 1}, - .SVE_INDEX_II = { 1171, 1}, - .SVE_INDEX_IR = { 1172, 1}, - .SVE_INDEX_RI = { 1173, 1}, - .SVE_INDEX_RR = { 1174, 1}, - .SVE_BSL = { 1175, 1}, - .SVE_BSL1N = { 1176, 1}, - .SVE_BSL2N = { 1177, 1}, - .SVE_NBSL = { 1178, 1}, - .SVE_PMUL_VEC = { 1179, 1}, - .SVE_PMULLB = { 1180, 1}, - .SVE_PMULLT = { 1181, 1}, - .SVE_BFCVT = { 1182, 1}, - .SVE_BFCVTNT = { 1183, 1}, - .LDRAA = { 1184, 1}, - .LDRAB = { 1185, 1}, - .LDRAA_PRE = { 1186, 1}, - .LDRAB_PRE = { 1187, 1}, - .TSTART = { 1188, 1}, - .TCOMMIT = { 1189, 1}, - .TCANCEL = { 1190, 1}, - .TTEST = { 1191, 1}, - .WFET = { 1192, 1}, - .WFIT = { 1193, 1}, - .BC_COND = { 1194, 1}, - .UXTB = { 1195, 1}, - .UXTH = { 1196, 1}, - .UXTW = { 1197, 1}, - .SXTB = { 1198, 1}, - .SXTH = { 1199, 1}, - .SXTW = { 1200, 1}, - .ADC = { 1201, 2}, - .ADCS = { 1203, 2}, - .SBC = { 1205, 2}, - .SBCS = { 1207, 2}, - .NGC = { 1209, 2}, - .NGCS = { 1211, 2}, - .LDAPUR = { 1213, 2}, - .STLUR = { 1215, 2}, - .LDAPURB = { 1217, 1}, - .STLURB = { 1218, 1}, - .LDAPURH = { 1219, 1}, - .STLURH = { 1220, 1}, - .LDAPURSB = { 1221, 2}, - .LDAPURSH = { 1223, 2}, - .LDAPURSW = { 1225, 1}, - .SVE_BFADD = { 1226, 1}, - .SVE_BFSUB = { 1227, 1}, - .SVE_BFMUL = { 1228, 1}, - .SVE_BFMLA = { 1229, 1}, - .SVE_BFMLS = { 1230, 1}, - .SB = { 1231, 1}, - .CSDB = { 1232, 1}, - .DGH = { 1233, 1}, - .PSB_CSYNC = { 1234, 1}, - .TSB_CSYNC = { 1235, 1}, - .BTI_J = { 1236, 1}, - .BTI_C = { 1237, 1}, - .BTI_JC = { 1238, 1}, - .MOV_V_ALIAS = { 1239, 2}, - .NOT_V_ALIAS = { 1241, 2}, - .LSL_IMM = { 1243, 2}, - .LSR_IMM = { 1245, 2}, - .ASR_IMM = { 1247, 2}, - .ROR_IMM = { 1249, 2}, - .SVE_BFADD_UNPRED = { 1251, 1}, - .SVE_BFSUB_UNPRED = { 1252, 1}, - .SVE_BFMUL_UNPRED = { 1253, 1}, - .SVE_BFCLAMP = { 1254, 1}, - .SVE_BFMAXNM = { 1255, 1}, - .SVE_BFMINNM = { 1256, 1}, - .SME2_LUTI2_B = { 1257, 1}, - .SME2_LUTI4_B = { 1258, 1}, - .SME2_LD1B_X2 = { 1259, 1}, - .SME2_LD1H_X2 = { 1260, 1}, - .SME2_LD1W_X2 = { 1261, 1}, - .SME2_LD1D_X2 = { 1262, 1}, - .SME2_LD1B_X4 = { 1263, 1}, - .SME2_LD1H_X4 = { 1264, 1}, - .SME2_LD1W_X4 = { 1265, 1}, - .SME2_LD1D_X4 = { 1266, 1}, - .SME2_ST1B_X2 = { 1267, 1}, - .SME2_ST1H_X2 = { 1268, 1}, - .SME2_ST1W_X2 = { 1269, 1}, - .SME2_ST1D_X2 = { 1270, 1}, - .SME2_ST1B_X4 = { 1271, 1}, - .SME2_ST1H_X4 = { 1272, 1}, - .SME2_ST1W_X4 = { 1273, 1}, - .SME2_ST1D_X4 = { 1274, 1}, - .SME2_ZIP_3 = { 1275, 1}, - .SME2_ZIP_4 = { 1276, 1}, - .SME2_UZP_3 = { 1277, 1}, - .SME2_UZP_4 = { 1278, 1}, - .TLBI_RPALOS = { 1279, 1}, - .TLBI_RPAOS = { 1280, 1}, - .AT_S1E1A = { 1281, 1}, - .DC_CIPAPA = { 1282, 1}, - .DC_CIGDPAPA = { 1283, 1}, - .TLBI_PAALL = { 1284, 1}, - .TLBI_PAALLOS = { 1285, 1}, - .AMX_LDX = { 1286, 1}, - .AMX_LDY = { 1287, 1}, - .AMX_STX = { 1288, 1}, - .AMX_STY = { 1289, 1}, - .AMX_LDZ = { 1290, 1}, - .AMX_STZ = { 1291, 1}, - .AMX_LDZI = { 1292, 1}, - .AMX_STZI = { 1293, 1}, - .AMX_EXTRX = { 1294, 1}, - .AMX_EXTRY = { 1295, 1}, - .AMX_FMA64 = { 1296, 1}, - .AMX_FMS64 = { 1297, 1}, - .AMX_FMA32 = { 1298, 1}, - .AMX_FMS32 = { 1299, 1}, - .AMX_MAC16 = { 1300, 1}, - .AMX_FMA16 = { 1301, 1}, - .AMX_FMS16 = { 1302, 1}, - .AMX_SET = { 1303, 1}, - .AMX_CLR = { 1304, 1}, - .AMX_VECINT = { 1305, 1}, - .AMX_VECFP = { 1306, 1}, - .AMX_MATINT = { 1307, 1}, - .AMX_MATFP = { 1308, 1}, - .AMX_GENLUT = { 1309, 1}, - .CPYP = { 1310, 1}, - .CPYM = { 1311, 1}, - .CPYE = { 1312, 1}, - .CPYFP = { 1313, 1}, - .CPYFM = { 1314, 1}, - .CPYFE = { 1315, 1}, - .SETP = { 1316, 1}, - .SETM = { 1317, 1}, - .SETE = { 1318, 1}, - .DC_IVAC = { 1319, 1}, - .DC_ISW = { 1320, 1}, - .DC_CSW = { 1321, 1}, - .DC_CISW = { 1322, 1}, - .DC_ZVA = { 1323, 1}, - .DC_CVAC = { 1324, 1}, - .DC_CVAU = { 1325, 1}, - .DC_CIVAC = { 1326, 1}, - .IC_IALLUIS = { 1327, 1}, - .IC_IALLU = { 1328, 1}, - .IC_IVAU = { 1329, 1}, - .AT_S1E1R = { 1330, 1}, - .AT_S1E1W = { 1331, 1}, - .AT_S1E0R = { 1332, 1}, - .AT_S1E0W = { 1333, 1}, - .AT_S1E2R = { 1334, 1}, - .AT_S1E2W = { 1335, 1}, - .AT_S1E3R = { 1336, 1}, - .AT_S1E3W = { 1337, 1}, - .AT_S12E1R = { 1338, 1}, - .AT_S12E1W = { 1339, 1}, - .AT_S12E0R = { 1340, 1}, - .AT_S12E0W = { 1341, 1}, - .TLBI_VMALLE1 = { 1342, 1}, - .TLBI_VMALLE1IS = { 1343, 1}, - .TLBI_VAE1 = { 1344, 1}, - .TLBI_VAE1IS = { 1345, 1}, - .TLBI_ASIDE1 = { 1346, 1}, - .TLBI_ASIDE1IS = { 1347, 1}, - .TLBI_VAAE1 = { 1348, 1}, - .TLBI_VAAE1IS = { 1349, 1}, - .TLBI_VALE1 = { 1350, 1}, - .TLBI_VALE1IS = { 1351, 1}, - .TLBI_VAALE1 = { 1352, 1}, - .TLBI_VAALE1IS = { 1353, 1}, - .TLBI_ALLE1 = { 1354, 1}, - .TLBI_ALLE1IS = { 1355, 1}, - .TLBI_ALLE2 = { 1356, 1}, - .TLBI_ALLE2IS = { 1357, 1}, - .TLBI_ALLE3 = { 1358, 1}, - .TLBI_ALLE3IS = { 1359, 1}, - .PRFM = { 1360, 1}, - .PRFUM = { 1361, 1}, - .PRFM_LIT = { 1362, 1}, - .MOV_REG = { 1363, 2}, - .MOV_BITMASK = { 1365, 2}, - .MVN = { 1367, 2}, - .NEG_SR = { 1369, 2}, - .NEGS = { 1371, 2}, - .CMP_SR = { 1373, 2}, - .CMP_ER = { 1375, 2}, - .CMP_IMM = { 1377, 2}, - .CMN_SR = { 1379, 2}, - .CMN_ER = { 1381, 2}, - .CMN_IMM = { 1383, 2}, - .TST_SR = { 1385, 2}, + .ADDP_V = { 660, 7}, + .ADDV = { 667, 0}, + .SADDLP = { 667, 0}, + .UADDLP = { 667, 0}, + .SADALP = { 667, 0}, + .UADALP = { 667, 0}, + .SADDLV = { 667, 0}, + .UADDLV = { 667, 0}, + .SMAXV = { 667, 0}, + .UMAXV = { 667, 0}, + .SMINV = { 667, 0}, + .UMINV = { 667, 0}, + .SMAXP = { 667, 6}, + .UMAXP = { 673, 6}, + .SMINP = { 679, 6}, + .UMINP = { 685, 6}, + .SADDL = { 691, 0}, + .SADDL2 = { 691, 0}, + .UADDL = { 691, 0}, + .UADDL2 = { 691, 0}, + .SSUBL = { 691, 0}, + .SSUBL2 = { 691, 0}, + .USUBL = { 691, 0}, + .USUBL2 = { 691, 0}, + .SADDW = { 691, 0}, + .SADDW2 = { 691, 0}, + .UADDW = { 691, 0}, + .UADDW2 = { 691, 0}, + .SSUBW = { 691, 0}, + .SSUBW2 = { 691, 0}, + .USUBW = { 691, 0}, + .USUBW2 = { 691, 0}, + .RADDHN = { 691, 0}, + .RADDHN2 = { 691, 0}, + .RSUBHN = { 691, 0}, + .RSUBHN2 = { 691, 0}, + .ADDHN = { 691, 0}, + .ADDHN2 = { 691, 0}, + .SUBHN = { 691, 0}, + .SUBHN2 = { 691, 0}, + .XTN = { 691, 0}, + .XTN2 = { 691, 0}, + .SQXTN = { 691, 0}, + .SQXTN2 = { 691, 0}, + .UQXTN = { 691, 0}, + .UQXTN2 = { 691, 0}, + .SQXTUN = { 691, 0}, + .SQXTUN2 = { 691, 0}, + .SMULL_V = { 691, 0}, + .SMULL2_V = { 691, 0}, + .UMULL_V = { 691, 0}, + .UMULL2_V = { 691, 0}, + .SMLAL = { 691, 0}, + .SMLAL2 = { 691, 0}, + .UMLAL = { 691, 0}, + .UMLAL2 = { 691, 0}, + .SMLSL = { 691, 0}, + .SMLSL2 = { 691, 0}, + .UMLSL = { 691, 0}, + .UMLSL2 = { 691, 0}, + .SQDMULL = { 691, 0}, + .SQDMULL2 = { 691, 0}, + .SQDMLAL = { 691, 0}, + .SQDMLAL2 = { 691, 0}, + .SQDMLSL = { 691, 0}, + .SQDMLSL2 = { 691, 0}, + .SQDMULH = { 691, 4}, + .SQRDMULH = { 695, 4}, + .SDOT = { 699, 2}, + .UDOT = { 701, 2}, + .USDOT = { 703, 0}, + .FADD_V = { 703, 3}, + .FSUB_V = { 706, 3}, + .FMUL_V = { 709, 3}, + .FDIV_V = { 712, 3}, + .FNEG_V = { 715, 0}, + .FABS_V = { 715, 0}, + .FSQRT_V = { 715, 0}, + .FMLA_V = { 715, 2}, + .FMLS_V = { 717, 2}, + .FMULX = { 719, 0}, + .FMAX_V = { 719, 0}, + .FMIN_V = { 719, 0}, + .FMAXNM_V = { 719, 0}, + .FMINNM_V = { 719, 0}, + .FMAXP_V = { 719, 0}, + .FMINP_V = { 719, 0}, + .FMAXNMP = { 719, 0}, + .FMINNMP = { 719, 0}, + .FMAXV_V = { 719, 0}, + .FMINV_V = { 719, 0}, + .FMAXNMV = { 719, 0}, + .FMINNMV = { 719, 0}, + .FRECPE = { 719, 0}, + .FRSQRTE = { 719, 0}, + .FRECPS = { 719, 0}, + .FRSQRTS = { 719, 0}, + .FRECPX = { 719, 0}, + .FADDP_V = { 719, 0}, + .FRINTA_V = { 719, 0}, + .FRINTI_V = { 719, 0}, + .FRINTM_V = { 719, 0}, + .FRINTN_V = { 719, 0}, + .FRINTP_V = { 719, 0}, + .FRINTX_V = { 719, 0}, + .FRINTZ_V = { 719, 0}, + .SCVTF_V = { 719, 0}, + .UCVTF_V = { 719, 0}, + .FCVTAS_V = { 719, 0}, + .FCVTAU_V = { 719, 0}, + .FCVTMS_V = { 719, 0}, + .FCVTMU_V = { 719, 0}, + .FCVTNS_V = { 719, 0}, + .FCVTNU_V = { 719, 0}, + .FCVTPS_V = { 719, 0}, + .FCVTPU_V = { 719, 0}, + .FCVTZS_V = { 719, 0}, + .FCVTZU_V = { 719, 0}, + .FCVTL = { 719, 0}, + .FCVTL2 = { 719, 0}, + .FCVTN = { 719, 0}, + .FCVTN2 = { 719, 0}, + .FCVTXN = { 719, 0}, + .FCVTXN2 = { 719, 0}, + .FCMEQ = { 719, 0}, + .FCMGE = { 719, 0}, + .FCMGT = { 719, 0}, + .FCMLE = { 719, 0}, + .FCMLT = { 719, 0}, + .FACGE = { 719, 0}, + .FACGT = { 719, 0}, + .CMEQ = { 719, 4}, + .CMGE = { 723, 7}, + .CMGT = { 730, 2}, + .CMHI = { 732, 2}, + .CMHS = { 734, 7}, + .CMLE = { 741, 0}, + .CMLT = { 741, 0}, + .CMTST = { 741, 7}, + .AND_V = { 748, 1}, + .ORR_V = { 749, 1}, + .EOR_V = { 750, 1}, + .BIC_V = { 751, 1}, + .ORN_V = { 752, 1}, + .MVN_V = { 753, 0}, + .BIT = { 753, 1}, + .BIF = { 754, 1}, + .BSL = { 755, 1}, + .SHL_V = { 756, 0}, + .SQSHL_V = { 756, 0}, + .SQSHLU = { 756, 0}, + .SRSHL = { 756, 7}, + .URSHL = { 763, 7}, + .SSHR = { 770, 0}, + .USHR = { 770, 0}, + .SSRA = { 770, 0}, + .USRA = { 770, 0}, + .SRSHR = { 770, 0}, + .URSHR = { 770, 0}, + .SRSRA = { 770, 0}, + .URSRA = { 770, 0}, + .SSHL = { 770, 7}, + .USHL = { 777, 7}, + .SLI = { 784, 0}, + .SRI = { 784, 0}, + .SSHLL = { 784, 0}, + .SSHLL2 = { 784, 0}, + .USHLL = { 784, 0}, + .USHLL2 = { 784, 0}, + .SXTL = { 784, 0}, + .SXTL2 = { 784, 0}, + .UXTL = { 784, 0}, + .UXTL2 = { 784, 0}, + .SHRN = { 784, 0}, + .SHRN2 = { 784, 0}, + .RSHRN = { 784, 0}, + .RSHRN2 = { 784, 0}, + .SQSHRN = { 784, 0}, + .SQSHRN2 = { 784, 0}, + .UQSHRN = { 784, 0}, + .UQSHRN2 = { 784, 0}, + .SQRSHRN = { 784, 0}, + .SQRSHRN2 = { 784, 0}, + .UQRSHRN = { 784, 0}, + .UQRSHRN2 = { 784, 0}, + .SQSHRUN = { 784, 0}, + .SQSHRUN2 = { 784, 0}, + .SQRSHRUN = { 784, 0}, + .SQRSHRUN2 = { 784, 0}, + .DUP_V = { 784, 0}, + .INS = { 784, 0}, + .MOV_V = { 784, 0}, + .EXT_V = { 784, 0}, + .TBL = { 784, 0}, + .TBX = { 784, 0}, + .ZIP1 = { 784, 0}, + .ZIP2 = { 784, 0}, + .UZP1 = { 784, 0}, + .UZP2 = { 784, 0}, + .TRN1 = { 784, 0}, + .TRN2 = { 784, 0}, + .NOT_V = { 784, 2}, + .RBIT_V = { 786, 2}, + .REV16_V = { 788, 2}, + .REV32_V = { 790, 4}, + .REV64 = { 794, 6}, + .CLS_V = { 800, 6}, + .CLZ_V = { 806, 6}, + .CNT = { 812, 2}, + .URECPE_V = { 814, 2}, + .URSQRTE_V = { 816, 2}, + .MOVI = { 818, 0}, + .MVNI = { 818, 0}, + .FMOV_V_IMM = { 818, 0}, + .LD1 = { 818, 4}, + .LD2 = { 822, 0}, + .LD3 = { 822, 0}, + .LD4 = { 822, 0}, + .ST1 = { 822, 4}, + .ST2 = { 826, 0}, + .ST3 = { 826, 0}, + .ST4 = { 826, 0}, + .LD1R = { 826, 0}, + .LD2R = { 826, 0}, + .LD3R = { 826, 0}, + .LD4R = { 826, 0}, + .LD1_LANE = { 826, 0}, + .LD2_LANE = { 826, 0}, + .LD3_LANE = { 826, 0}, + .LD4_LANE = { 826, 0}, + .ST1_LANE = { 826, 0}, + .ST2_LANE = { 826, 0}, + .ST3_LANE = { 826, 0}, + .ST4_LANE = { 826, 0}, + .LDR_V = { 826, 5}, + .STR_V = { 831, 5}, + .LDP_V = { 836, 0}, + .STP_V = { 836, 0}, + .LDUR_V = { 836, 0}, + .STUR_V = { 836, 0}, + .SVE_ADD_Z = { 836, 4}, + .SVE_SUB_Z = { 840, 4}, + .SVE_SQADD_Z = { 844, 4}, + .SVE_UQADD_Z = { 848, 4}, + .SVE_SQSUB_Z = { 852, 4}, + .SVE_UQSUB_Z = { 856, 4}, + .SVE_ADD_PRED = { 860, 4}, + .SVE_SUB_PRED = { 864, 4}, + .SVE_SUBR_PRED = { 868, 4}, + .SVE_MUL_PRED = { 872, 4}, + .SVE_SMULH_PRED = { 876, 4}, + .SVE_UMULH_PRED = { 880, 4}, + .SVE_SDIV_PRED = { 884, 2}, + .SVE_UDIV_PRED = { 886, 2}, + .SVE_SMAX_PRED = { 888, 4}, + .SVE_UMAX_PRED = { 892, 4}, + .SVE_SMIN_PRED = { 896, 4}, + .SVE_UMIN_PRED = { 900, 4}, + .SVE_SABD_PRED = { 904, 4}, + .SVE_UABD_PRED = { 908, 4}, + .SVE_AND_PRED = { 912, 1}, + .SVE_ORR_PRED = { 913, 1}, + .SVE_EOR_PRED = { 914, 1}, + .SVE_BIC_PRED = { 915, 1}, + .SVE_ASR_PRED = { 916, 4}, + .SVE_LSL_PRED = { 920, 4}, + .SVE_LSR_PRED = { 924, 4}, + .SVE_ASRR_PRED = { 928, 0}, + .SVE_LSLR_PRED = { 928, 0}, + .SVE_LSRR_PRED = { 928, 0}, + .SVE_ABS_PRED = { 928, 4}, + .SVE_NEG_PRED = { 932, 4}, + .SVE_CLS_PRED = { 936, 4}, + .SVE_CLZ_PRED = { 940, 4}, + .SVE_CNT_PRED = { 944, 4}, + .SVE_MOV_PRED = { 948, 0}, + .SVE_FADD_Z = { 948, 3}, + .SVE_FSUB_Z = { 951, 3}, + .SVE_FMUL_Z = { 954, 3}, + .SVE_FRECPS = { 957, 3}, + .SVE_FRSQRTS = { 960, 3}, + .SVE_FTSMUL = { 963, 3}, + .SVE_FADD_PRED = { 966, 3}, + .SVE_FSUB_PRED = { 969, 3}, + .SVE_FSUBR_PRED = { 972, 0}, + .SVE_FMUL_PRED = { 972, 3}, + .SVE_FDIV_PRED = { 975, 3}, + .SVE_FDIVR_PRED = { 978, 0}, + .SVE_FMAX_PRED = { 978, 3}, + .SVE_FMIN_PRED = { 981, 3}, + .SVE_FMAXNM_PRED = { 984, 3}, + .SVE_FMINNM_PRED = { 987, 3}, + .SVE_FABS_Z = { 990, 3}, + .SVE_FNEG_Z = { 993, 3}, + .SVE_FSQRT_Z = { 996, 3}, + .SVE_FRECPX_Z = { 999, 0}, + .SVE_FRINTN = { 999, 0}, + .SVE_FRINTP = { 999, 0}, + .SVE_FRINTM = { 999, 0}, + .SVE_FRINTZ = { 999, 0}, + .SVE_FRINTA = { 999, 0}, + .SVE_FRINTX = { 999, 0}, + .SVE_FRINTI = { 999, 0}, + .SVE_FMLA = { 999, 3}, + .SVE_FMLS = { 1002, 3}, + .SVE_FNMLA = { 1005, 3}, + .SVE_FNMLS = { 1008, 3}, + .SVE_AND_P = { 1011, 1}, + .SVE_BIC_P = { 1012, 1}, + .SVE_ORR_P = { 1013, 1}, + .SVE_EOR_P = { 1014, 1}, + .SVE_NAND_P = { 1015, 1}, + .SVE_NOR_P = { 1016, 1}, + .SVE_ORN_P = { 1017, 1}, + .SVE_SEL_P = { 1018, 1}, + .SVE_ANDS_P = { 1019, 1}, + .SVE_BICS_P = { 1020, 1}, + .SVE_ORRS_P = { 1021, 1}, + .SVE_EORS_P = { 1022, 1}, + .SVE_NANDS_P = { 1023, 0}, + .SVE_NORS_P = { 1023, 0}, + .SVE_ORNS_P = { 1023, 0}, + .SVE_NOT_P = { 1023, 0}, + .SVE_MOV_P = { 1023, 0}, + .SVE_MOVS_P = { 1023, 0}, + .SVE_PTRUE = { 1023, 1}, + .SVE_PTRUES = { 1024, 1}, + .SVE_PFALSE = { 1025, 1}, + .SVE_PFIRST = { 1026, 1}, + .SVE_PNEXT = { 1027, 1}, + .SVE_BRKA = { 1028, 0}, + .SVE_BRKB = { 1028, 0}, + .SVE_BRKAS = { 1028, 0}, + .SVE_BRKBS = { 1028, 0}, + .SVE_BRKPA = { 1028, 0}, + .SVE_BRKPB = { 1028, 0}, + .SVE_BRKN = { 1028, 0}, + .SVE_RDFFR = { 1028, 0}, + .SVE_WRFFR = { 1028, 0}, + .SVE_SETFFR = { 1028, 0}, + .SVE_CMPEQ = { 1028, 4}, + .SVE_CMPNE = { 1032, 4}, + .SVE_CMPGE = { 1036, 4}, + .SVE_CMPGT = { 1040, 4}, + .SVE_CMPLE = { 1044, 0}, + .SVE_CMPLT = { 1044, 0}, + .SVE_CMPHI = { 1044, 4}, + .SVE_CMPHS = { 1048, 4}, + .SVE_CMPLO = { 1052, 0}, + .SVE_CMPLS = { 1052, 0}, + .SVE_FCMEQ = { 1052, 0}, + .SVE_FCMNE = { 1052, 0}, + .SVE_FCMGE = { 1052, 0}, + .SVE_FCMGT = { 1052, 0}, + .SVE_FCMLE = { 1052, 0}, + .SVE_FCMLT = { 1052, 0}, + .SVE_FCMUO = { 1052, 0}, + .SVE_DUP_Z = { 1052, 4}, + .SVE_INSR = { 1056, 0}, + .SVE_REV_Z = { 1056, 4}, + .SVE_REV_P = { 1060, 1}, + .SVE_TBL = { 1061, 4}, + .SVE_ZIP1_Z = { 1065, 4}, + .SVE_ZIP2_Z = { 1069, 4}, + .SVE_UZP1_Z = { 1073, 4}, + .SVE_UZP2_Z = { 1077, 4}, + .SVE_TRN1_Z = { 1081, 4}, + .SVE_TRN2_Z = { 1085, 4}, + .SVE_ZIP1_P = { 1089, 1}, + .SVE_ZIP2_P = { 1090, 1}, + .SVE_UZP1_P = { 1091, 1}, + .SVE_UZP2_P = { 1092, 1}, + .SVE_TRN1_P = { 1093, 1}, + .SVE_TRN2_P = { 1094, 1}, + .SVE_CPY_Z = { 1095, 0}, + .SVE_COMPACT = { 1095, 0}, + .SVE_EXT_Z = { 1095, 0}, + .SVE_LD1B = { 1095, 1}, + .SVE_LD1H = { 1096, 1}, + .SVE_LD1W = { 1097, 1}, + .SVE_LD1D = { 1098, 1}, + .SVE_LD1SB = { 1099, 1}, + .SVE_LD1SH = { 1100, 1}, + .SVE_LD1SW = { 1101, 1}, + .SVE_ST1B = { 1102, 1}, + .SVE_ST1H = { 1103, 1}, + .SVE_ST1W = { 1104, 1}, + .SVE_ST1D = { 1105, 1}, + .SVE_LDR_Z = { 1106, 1}, + .SVE_STR_Z = { 1107, 1}, + .SVE_LDR_P = { 1108, 1}, + .SVE_STR_P = { 1109, 1}, + .SVE_LDFF1B = { 1110, 1}, + .SVE_LDFF1H = { 1111, 1}, + .SVE_LDFF1W = { 1112, 1}, + .SVE_LDFF1D = { 1113, 1}, + .SVE_WHILEGE = { 1114, 1}, + .SVE_WHILEGT = { 1115, 1}, + .SVE_WHILELE = { 1116, 1}, + .SVE_WHILELT = { 1117, 1}, + .SVE_WHILEHI = { 1118, 1}, + .SVE_WHILEHS = { 1119, 1}, + .SVE_WHILELO = { 1120, 1}, + .SVE_WHILELS = { 1121, 1}, + .SVE_SQRDMLAH = { 1122, 4}, + .SVE_SQRDMLSH = { 1126, 4}, + .SVE_ADCLB = { 1130, 2}, + .SVE_ADCLT = { 1132, 2}, + .SVE_SBCLB = { 1134, 2}, + .SVE_SBCLT = { 1136, 2}, + .SVE_TBL2 = { 1138, 1}, + .SVE_TBX = { 1139, 1}, + .SVE_AESE = { 1140, 1}, + .SVE_AESD = { 1141, 1}, + .SVE_AESMC = { 1142, 1}, + .SVE_AESIMC = { 1143, 1}, + .SVE_BCAX_Z = { 1144, 0}, + .SVE_XAR_Z = { 1144, 0}, + .SVE_EOR3_Z = { 1144, 0}, + .SVE_MATCH = { 1144, 2}, + .SVE_NMATCH = { 1146, 2}, + .SVE_HISTCNT = { 1148, 2}, + .SVE_HISTSEG = { 1150, 1}, + .SME_SMSTART = { 1151, 1}, + .SME_SMSTOP = { 1152, 1}, + .SME_RDSVL = { 1153, 1}, + .SME_ADDHA = { 1154, 0}, + .SME_ADDVA = { 1154, 0}, + .SME_ZERO = { 1154, 1}, + .SME_FMOPA = { 1155, 1}, + .SME_FMOPS = { 1156, 1}, + .SME_BFMOPA = { 1157, 1}, + .SME_BFMOPS = { 1158, 1}, + .SME_SMOPA = { 1159, 2}, + .SME_SMOPS = { 1161, 2}, + .SME_UMOPA = { 1163, 2}, + .SME_UMOPS = { 1165, 2}, + .SME_USMOPA = { 1167, 1}, + .SME_SUMOPA = { 1168, 1}, + .SME_MOVA_TO_Z = { 1169, 0}, + .SME_MOVA_TO_ZA = { 1169, 0}, + .SME_LD1B_ZA = { 1169, 0}, + .SME_LD1H_ZA = { 1169, 0}, + .SME_LD1W_ZA = { 1169, 0}, + .SME_LD1D_ZA = { 1169, 0}, + .SME_LD1Q_ZA = { 1169, 0}, + .SME_ST1B_ZA = { 1169, 0}, + .SME_ST1H_ZA = { 1169, 0}, + .SME_ST1W_ZA = { 1169, 0}, + .SME_ST1D_ZA = { 1169, 0}, + .SME_ST1Q_ZA = { 1169, 0}, + .SME_LDR_ZA = { 1169, 1}, + .SME_STR_ZA = { 1170, 1}, + .SVE_FMLA_IDX_H = { 1171, 1}, + .SVE_FMLA_IDX_S = { 1172, 1}, + .SVE_FMLA_IDX_D = { 1173, 1}, + .SVE_FMLS_IDX_H = { 1174, 1}, + .SVE_FMLS_IDX_S = { 1175, 1}, + .SVE_FMLS_IDX_D = { 1176, 1}, + .SVE_LD1B_GATHER_S = { 1177, 1}, + .SVE_LD1B_GATHER_D = { 1178, 1}, + .SVE_LD1H_GATHER_S = { 1179, 1}, + .SVE_LD1H_GATHER_D = { 1180, 1}, + .SVE_LD1W_GATHER_S = { 1181, 1}, + .SVE_LD1W_GATHER_D = { 1182, 1}, + .SVE_LD1D_GATHER_D = { 1183, 1}, + .SVE_LD1SB_GATHER_S = { 1184, 1}, + .SVE_LD1SB_GATHER_D = { 1185, 1}, + .SVE_LD1SH_GATHER_S = { 1186, 1}, + .SVE_LD1SH_GATHER_D = { 1187, 1}, + .SVE_LD1SW_GATHER_D = { 1188, 1}, + .SVE_ST1B_SCATTER_S = { 1189, 1}, + .SVE_ST1B_SCATTER_D = { 1190, 1}, + .SVE_ST1H_SCATTER_S = { 1191, 1}, + .SVE_ST1H_SCATTER_D = { 1192, 1}, + .SVE_ST1W_SCATTER_S = { 1193, 1}, + .SVE_ST1W_SCATTER_D = { 1194, 1}, + .SVE_ST1D_SCATTER_D = { 1195, 1}, + .SME_LD1B_TILE = { 1196, 1}, + .SME_LD1H_TILE = { 1197, 1}, + .SME_LD1W_TILE = { 1198, 1}, + .SME_LD1D_TILE = { 1199, 1}, + .SME_LD1Q_TILE = { 1200, 1}, + .SME_ST1B_TILE = { 1201, 1}, + .SME_ST1H_TILE = { 1202, 1}, + .SME_ST1W_TILE = { 1203, 1}, + .SME_ST1D_TILE = { 1204, 1}, + .SME_ST1Q_TILE = { 1205, 1}, + .SME_MOVA_Z_FROM_TILE = { 1206, 1}, + .SME_MOVA_TILE_FROM_Z = { 1207, 1}, + .FCMLA_4H = { 1208, 1}, + .FCMLA_8H = { 1209, 1}, + .FCMLA_4S = { 1210, 1}, + .FCMLA_2D = { 1211, 1}, + .FCADD_4H = { 1212, 1}, + .FCADD_8H = { 1213, 1}, + .FCADD_4S = { 1214, 1}, + .FCADD_2D = { 1215, 1}, + .SVE_PRFB = { 1216, 1}, + .SVE_PRFH = { 1217, 1}, + .SVE_PRFW = { 1218, 1}, + .SVE_PRFD = { 1219, 1}, + .SVE_LDNT1B = { 1220, 1}, + .SVE_LDNT1H = { 1221, 1}, + .SVE_LDNT1W = { 1222, 1}, + .SVE_LDNT1D = { 1223, 1}, + .SVE_STNT1B = { 1224, 1}, + .SVE_STNT1H = { 1225, 1}, + .SVE_STNT1W = { 1226, 1}, + .SVE_STNT1D = { 1227, 1}, + .SVE_EXT = { 1228, 1}, + .SVE_SPLICE = { 1229, 1}, + .SVE_INDEX_II = { 1230, 1}, + .SVE_INDEX_IR = { 1231, 1}, + .SVE_INDEX_RI = { 1232, 1}, + .SVE_INDEX_RR = { 1233, 1}, + .SVE_BSL = { 1234, 1}, + .SVE_BSL1N = { 1235, 1}, + .SVE_BSL2N = { 1236, 1}, + .SVE_NBSL = { 1237, 1}, + .SVE_PMUL_VEC = { 1238, 1}, + .SVE_PMULLB = { 1239, 1}, + .SVE_PMULLT = { 1240, 1}, + .SVE_BFCVT = { 1241, 1}, + .SVE_BFCVTNT = { 1242, 1}, + .LDRAA = { 1243, 1}, + .LDRAB = { 1244, 1}, + .LDRAA_PRE = { 1245, 1}, + .LDRAB_PRE = { 1246, 1}, + .TSTART = { 1247, 1}, + .TCOMMIT = { 1248, 1}, + .TCANCEL = { 1249, 1}, + .TTEST = { 1250, 1}, + .WFET = { 1251, 1}, + .WFIT = { 1252, 1}, + .BC_COND = { 1253, 1}, + .UXTB = { 1254, 1}, + .UXTH = { 1255, 1}, + .UXTW = { 1256, 1}, + .SXTB = { 1257, 1}, + .SXTH = { 1258, 1}, + .SXTW = { 1259, 1}, + .ADC = { 1260, 2}, + .ADCS = { 1262, 2}, + .SBC = { 1264, 2}, + .SBCS = { 1266, 2}, + .NGC = { 1268, 2}, + .NGCS = { 1270, 2}, + .LDAPUR = { 1272, 2}, + .STLUR = { 1274, 2}, + .LDAPURB = { 1276, 1}, + .STLURB = { 1277, 1}, + .LDAPURH = { 1278, 1}, + .STLURH = { 1279, 1}, + .LDAPURSB = { 1280, 2}, + .LDAPURSH = { 1282, 2}, + .LDAPURSW = { 1284, 1}, + .SVE_BFADD = { 1285, 1}, + .SVE_BFSUB = { 1286, 1}, + .SVE_BFMUL = { 1287, 1}, + .SVE_BFMLA = { 1288, 1}, + .SVE_BFMLS = { 1289, 1}, + .SB = { 1290, 1}, + .CSDB = { 1291, 1}, + .DGH = { 1292, 1}, + .PSB_CSYNC = { 1293, 1}, + .TSB_CSYNC = { 1294, 1}, + .BTI_J = { 1295, 1}, + .BTI_C = { 1296, 1}, + .BTI_JC = { 1297, 1}, + .MOV_V_ALIAS = { 1298, 2}, + .NOT_V_ALIAS = { 1300, 2}, + .LSL_IMM = { 1302, 2}, + .LSR_IMM = { 1304, 2}, + .ASR_IMM = { 1306, 2}, + .ROR_IMM = { 1308, 2}, + .SVE_BFADD_UNPRED = { 1310, 1}, + .SVE_BFSUB_UNPRED = { 1311, 1}, + .SVE_BFMUL_UNPRED = { 1312, 1}, + .SVE_BFCLAMP = { 1313, 1}, + .SVE_BFMAXNM = { 1314, 1}, + .SVE_BFMINNM = { 1315, 1}, + .SME2_LUTI2_B = { 1316, 1}, + .SME2_LUTI4_B = { 1317, 1}, + .SME2_LD1B_X2 = { 1318, 1}, + .SME2_LD1H_X2 = { 1319, 1}, + .SME2_LD1W_X2 = { 1320, 1}, + .SME2_LD1D_X2 = { 1321, 1}, + .SME2_LD1B_X4 = { 1322, 1}, + .SME2_LD1H_X4 = { 1323, 1}, + .SME2_LD1W_X4 = { 1324, 1}, + .SME2_LD1D_X4 = { 1325, 1}, + .SME2_ST1B_X2 = { 1326, 1}, + .SME2_ST1H_X2 = { 1327, 1}, + .SME2_ST1W_X2 = { 1328, 1}, + .SME2_ST1D_X2 = { 1329, 1}, + .SME2_ST1B_X4 = { 1330, 1}, + .SME2_ST1H_X4 = { 1331, 1}, + .SME2_ST1W_X4 = { 1332, 1}, + .SME2_ST1D_X4 = { 1333, 1}, + .SME2_ZIP_3 = { 1334, 1}, + .SME2_ZIP_4 = { 1335, 1}, + .SME2_UZP_3 = { 1336, 1}, + .SME2_UZP_4 = { 1337, 1}, + .TLBI_RPALOS = { 1338, 1}, + .TLBI_RPAOS = { 1339, 1}, + .AT_S1E1A = { 1340, 1}, + .DC_CIPAPA = { 1341, 1}, + .DC_CIGDPAPA = { 1342, 1}, + .TLBI_PAALL = { 1343, 1}, + .TLBI_PAALLOS = { 1344, 1}, + .AMX_LDX = { 1345, 1}, + .AMX_LDY = { 1346, 1}, + .AMX_STX = { 1347, 1}, + .AMX_STY = { 1348, 1}, + .AMX_LDZ = { 1349, 1}, + .AMX_STZ = { 1350, 1}, + .AMX_LDZI = { 1351, 1}, + .AMX_STZI = { 1352, 1}, + .AMX_EXTRX = { 1353, 1}, + .AMX_EXTRY = { 1354, 1}, + .AMX_FMA64 = { 1355, 1}, + .AMX_FMS64 = { 1356, 1}, + .AMX_FMA32 = { 1357, 1}, + .AMX_FMS32 = { 1358, 1}, + .AMX_MAC16 = { 1359, 1}, + .AMX_FMA16 = { 1360, 1}, + .AMX_FMS16 = { 1361, 1}, + .AMX_SET = { 1362, 1}, + .AMX_CLR = { 1363, 1}, + .AMX_VECINT = { 1364, 1}, + .AMX_VECFP = { 1365, 1}, + .AMX_MATINT = { 1366, 1}, + .AMX_MATFP = { 1367, 1}, + .AMX_GENLUT = { 1368, 1}, + .CPYP = { 1369, 1}, + .CPYM = { 1370, 1}, + .CPYE = { 1371, 1}, + .CPYFP = { 1372, 1}, + .CPYFM = { 1373, 1}, + .CPYFE = { 1374, 1}, + .SETP = { 1375, 1}, + .SETM = { 1376, 1}, + .SETE = { 1377, 1}, + .DC_IVAC = { 1378, 1}, + .DC_ISW = { 1379, 1}, + .DC_CSW = { 1380, 1}, + .DC_CISW = { 1381, 1}, + .DC_ZVA = { 1382, 1}, + .DC_CVAC = { 1383, 1}, + .DC_CVAU = { 1384, 1}, + .DC_CIVAC = { 1385, 1}, + .IC_IALLUIS = { 1386, 1}, + .IC_IALLU = { 1387, 1}, + .IC_IVAU = { 1388, 1}, + .AT_S1E1R = { 1389, 1}, + .AT_S1E1W = { 1390, 1}, + .AT_S1E0R = { 1391, 1}, + .AT_S1E0W = { 1392, 1}, + .AT_S1E2R = { 1393, 1}, + .AT_S1E2W = { 1394, 1}, + .AT_S1E3R = { 1395, 1}, + .AT_S1E3W = { 1396, 1}, + .AT_S12E1R = { 1397, 1}, + .AT_S12E1W = { 1398, 1}, + .AT_S12E0R = { 1399, 1}, + .AT_S12E0W = { 1400, 1}, + .TLBI_VMALLE1 = { 1401, 1}, + .TLBI_VMALLE1IS = { 1402, 1}, + .TLBI_VAE1 = { 1403, 1}, + .TLBI_VAE1IS = { 1404, 1}, + .TLBI_ASIDE1 = { 1405, 1}, + .TLBI_ASIDE1IS = { 1406, 1}, + .TLBI_VAAE1 = { 1407, 1}, + .TLBI_VAAE1IS = { 1408, 1}, + .TLBI_VALE1 = { 1409, 1}, + .TLBI_VALE1IS = { 1410, 1}, + .TLBI_VAALE1 = { 1411, 1}, + .TLBI_VAALE1IS = { 1412, 1}, + .TLBI_ALLE1 = { 1413, 1}, + .TLBI_ALLE1IS = { 1414, 1}, + .TLBI_ALLE2 = { 1415, 1}, + .TLBI_ALLE2IS = { 1416, 1}, + .TLBI_ALLE3 = { 1417, 1}, + .TLBI_ALLE3IS = { 1418, 1}, + .PRFM = { 1419, 1}, + .PRFUM = { 1420, 1}, + .PRFM_LIT = { 1421, 1}, + .MOV_REG = { 1422, 2}, + .MOV_BITMASK = { 1424, 2}, + .MVN = { 1426, 2}, + .NEG_SR = { 1428, 2}, + .NEGS = { 1430, 2}, + .CMP_SR = { 1432, 2}, + .CMP_ER = { 1434, 2}, + .CMP_IMM = { 1436, 2}, + .CMN_SR = { 1438, 2}, + .CMN_ER = { 1440, 2}, + .CMN_IMM = { 1442, 2}, + .TST_SR = { 1444, 2}, } diff --git a/core/rexcode/arm64/tablegen/specgen.lua b/core/rexcode/arm64/tablegen/specgen.lua index 10a52afb2..0172e1fa8 100644 --- a/core/rexcode/arm64/tablegen/specgen.lua +++ b/core/rexcode/arm64/tablegen/specgen.lua @@ -49,6 +49,8 @@ local FAMILIES = { {"MLA_V","mla"}, {"MLS_V","mls"}, {"CMGE","cmge"}, {"CMHS","cmhs"}, {"CMTST","cmtst"}, {"SQDMULH","sqdmulh"}, {"SQRDMULH","sqrdmulh"}, + {"ADDP_V","addp"}, {"SMAXP","smaxp"}, {"SMINP","sminp"}, {"UMAXP","umaxp"}, {"UMINP","uminp"}, + {"SSHL","sshl"}, {"USHL","ushl"}, {"SRSHL","srshl"}, {"URSHL","urshl"}, }}, { shape="TWO_SAME", feature="NEON", title="Advanced SIMD two-register misc", items = { {"NOT_V","not"}, {"RBIT_V","rbit"}, diff --git a/core/rexcode/arm64/tables/arm64.encode_forms.bin b/core/rexcode/arm64/tables/arm64.encode_forms.bin index 3796da063a983c417630e8250c954eafc2ca4eba..a6f381be80310d1a13231784462d6bfc710e9e6b 100644 GIT binary patch delta 1217 zcmca}gYm~h#tjpU>z6R{^Yb$(tEe(C>`~xj`19aD6T=cl0RaJ+m>*0`P*4ymmH<~L zBqRhAgR2u37KVx~fU6S`5rK)p)rpCTF(}uAEq(wM+<`2m?bdB zY+!^tW=R5E9o#WXV2;_q2zShq1%CAq-)%&;SPv!!4}~QPc`z{~i{a{!EQYH?vKX!o z$zrIwP4x(i*T8(d3E|^4FduJXgj>7@=HpEWAFqM=coQSs;x#ZIZ$kKZ%>ro1Y=+uf zugbu%Mgi)=&Bzu*UAP(9Vz@fEkJlu?)gf67R|og;ngvjG&k*KqN#JAHJl~j=wceTu zo(Mx=pnf3f4?;$ArK_!I}x~m=IVfSTn&L69NkbYbHb@41py= z8)U~oePV;`7^qKdkR1b8hvXQzIwZ%y)gd`151I&VAg%%Bh>!#3%D~{V0Im=oG%m12`LiVHz$5hyJNr6r)W6qJ^M z(sEE*0ZJ=DX%#4~2BkHiv=)@sfzo=iP}%|N4@W5N z1f`v!vADp?nYx z;>SbHOMudeP&x@pCqvCih4Ry&{0u0a1r^VR(m7D^JSbfN6)%L+MNsh)D8Cd+mqEoV zp!`ZGzZy!{LdEN#{01o91f^S`@~u$14NA8|=?AU~s%|Efo&}|6L+LqCdM=cn2c_pj=><@FA=G_~q2_~V zP@Y;26<-OZS3~KwPAg^TKa@TQr4K{tqfq)dls*Zi zPebXmQ2IOr0|UsNm!b4^D194B--r5VAZSp!e+YHwV<`O;N_ zd#LzFDE||b{tOlW3gv%;@_#_-Ur_oFl>P?|2TEv=e?WyNh-LyMK9JdD&>;ORjF7UM z4N7xBX)Z=c`OFQad7$EaP+9;=3qffSC@lu1C7}8wp|li~mWI+YP+AsB%Ry;*D6IhX z4?Y^?ekG`SWhkuzwO-T?M79p>z$@oH{7o0HvFtbPH5nE0k`7 z((O>X14?&7=`JYU4W)aabT5?dgVOy_dIFT52&E@M>B&%f3Y4A-rKdsZ=}>wGl%5Ht zXF=)NPBUfb36x$6rI$hJCI4j3zXgprME%p?NE9Ll->!YcR}ghPBCU^2$VhwrH?`B<52npls*ZiPeJL^Q2Gp%J`1JKLFw~Q`T~@`2&FGU z>B~_13Y5MIrLRHh>rnazl)ee2Z$atXQ2Gv(z6+)ALFxNY`T>-F2&ErE>BrFY{}f6; zhl;;|(l4R(D=7UMO22{9Z=v)%DE%Hve}K{-q4Xyx{TWJsfzn^0^fxH|9ZLUz(m$c} zFDU&RO8@dctm>HQEi-5-V0C!q9cs5)#kNa`%qyz?Lq z0|Ub-4T=B36b_(ta2Z-Y+=9l}9VmSdD*hB2f5PvvKSK3` zXi)k52`c^>N`HaMW1~U#{D!)N36vN?{R;|cka?WUkaArBYR)JPNteWg11PG5m?7nb z2$U9MhSZNz%#eCf0ZOYuX&tCKJt%DerH!EBkBtVUOEaiEHX0;v1(hENnw5cp!Je6c z0Ytk%-GPq=xz__4PCigN07{2I=?Ewt1Emw7bPANtfYLcox&TU-K*O^PN>@O|YoK%k zlx~629Z5;hw3jAA=}Ay}GL)VIRW}1l&wme}mHBq4Wkqa72qaqD5ih~7G zj_^Qf0Vpj3l4M|DK&C-L5>R;=5Ql+*ff_W(Czg403X+mjTC~XL( zO`)_Ul(vP^j!^whP}&(vyFh7IDD4KN-9eTzFfd@FLGj`NRp$w%y`Z!=l=gwrzEIi^ zO8Z0U04N;@rGub!Fq95~(xFf~3`&PX=?Ewt38kZ;bTpKXfzq*1Iu1(5L+J!4od~6q zpy8ATrL$Nd^-B(v&V$kgP`U`JuNX>~Kzc_Jh9QB`m73SZVi;KgX*h? z(hX3$5lS~f%|oU^@zM;HZ-LUSP`V9Dw?obEgwowmx))0KL)A@y(i5Tf(2@qZdlJ;X z$xwOG@E40hC?{r58cz#ZY<)lwJy@ zmqF>}PGe>01C-tfr8hz8%}{y^l->%Zw?XOcPHSdp0F*umr4K>r!%+GNls*cjk3s3GM$f0+hZ8r7uD0%TW3Xl)eh3uR-bSQ2GXxz6qsoLFwC2`VN%73#IQt z>HARn0hE3Sr5{1*$58qSlzs}OpF!#8Q2GUwehH;tLFv~}`VBNcy@S#pp!6pw{RK*Y zgVH~s^e-s=2Wrk=DE$vg|A*3`Mjxo$U}A-oQ!K2IdXg1Nvq5QgD9r(-IiWNcl;(!g zJW!e!O7lT!ekd&fr3In15Y%1~C@lu1C7`qvl$L?ga!`HpP+9>>D?(`{D6I^oRiLyg zlvab%>QGt(N^3%CEhw!GrFEdRE|k`T()v)^07@G|X(K3Y45dw=v?-J}gVN?u+5$>j zLTM`~Z4ISuptLQNwu934P}%`XJ3?tEDD4cTU7)lply-yC?oiqTN_#?SFDUH|rG22Z zFO>F!(*96707?f!=^!W_45dS$bSRV#gVNzpIs!^ZLg^?d9Sx;ppmZ#hj)T(iP&xrh zCqn5YD4h(YQ=oJzlum=v=}eL0;Q)x=^0RZ7L=X?rRPEE1yFhslwJa*0W`LiVHz$5hyJNr6r)W6qJ^M z(sEE*0ZJ=DX%#4~2BkHiv=)@sfzo=iP}%|N4@W5N z1f`v!vADp?nYx z;>SbHOMudeP&x@pCqvCih4Ry&{0u0a1r^VR(m7D^JSbfN6)%L+MNsh)D8Cd+mqEoV zp!`ZGzZy!{LdEN#{01o91f^S`@~u$14NA8|=?AU~s%|Efo&}|6L+LqCdM=cn2c_pj=><@FA=G_~q2_~V zP@Y;26<-OZS3~KwPAg^TKa@TQr4K{tqfq)dls*Zi zPebXmQ2IOr0|UsNm!b4^D194B--r5VAZSp!e+YHwV<`O;N_ zd#LzFDE||b{tOlW3gv%;@_#_-Ur_oFl>P?|2TEv=e?WyNh-LyMK9JdD&>;ORjF7UM z4N7xBX)Z=c`OFQad7$EaP+9;=3qffSC@lu1C7}8wp|li~mWI+YP+AsB%Ry;*D6IhX z4?Y^?ekG`SWhkuzwO-T?M79p>z$@oH{7o0HvFtbPH5nE0k`7 z((O>X14?&7=`JYU4W)aabT5?dgVOy_dIFT52&E@M>B&%f3Y4A-rKdsZ=}>wGl%5Ht zXF=)NPBUfb36x$6rI$hJCI4j3zXgprME%p?NE9Ll->!YcR}ghPBCU^2$VhwrH?`B<52npls*ZiPeJL^Q2Gp%J`1JKLFw~Q`T~@`2&FGU z>B~_13Y5MIrLRHh>rnazl)ee2Z$atXQ2Gv(z6+)ALFxNY`T>-F2&ErE>BrFY{}f6; zhl;;|(l4R(D=7UMO22{9Z=v)%DE%Hve}K{-q4Xyx{TWJsfzn^0^fxH|9ZLUz(m$c} zFDU&RO8EkApz6~u$?nCRFr%?Jel>P`+_Zdomh0@$SD+r}Up|m8FmW9%aP+ApAYeH#VC~XL(O`)_U zGo<{shSIiBaYrca3Z*@vv@etngwmnRkoHm-ln#f|5l}i3sxB5vCqn5|sK2q%Apd4U z)#XCzLMUAdr7NNOK{SY2!whL()kEnfDBTLBJD_wolI#CoWCo1pYoD7^z3zB{4xE-1Yl zO7DTvd!h6`D7_y_AAr&aq4XgreHcm~0a?z#z(5KODxZ%+^&f-M$D#BID18!YE;VUT zdN~VC7Z;)QRVaNEY9BHUQhygJ{}3uq4H{(bQ>b|$8pMAI_4g~Neea<3Cn)_5O8t(wtD53rcfCX&#WJ3=9m|Xi)s{Le=p>X?`dz0Hp zb!a$gLuq{$NO@)mrH!GqDU>#c>a&2-mQdOXN?Su|8z^lH4Nq(|s0y)%n(GLqouT?% zptLKLc7xLHQ1g&!P`r3R;f*qoH&Rl#YecaZoxQN+&?+L@1pErIVp_3Y1QT(rHjS9ZF|F=}ah{1*Nm0 zbPklxh0=LYIv+|GKzq9E``!%P`VsSS3v1XC|w1mtD$ral&*!+bx^t< zN;g31Mkw6`rJJF23zTk!(rr+>9ZGjV=}su!1*N;8bPts7h0=Xcx*tkUfYKA8^du-f z8A?xq(o>=IG$=hCO3#4OGokb>C_NiW&w4Q*n4ngU|Q2GdzJ_=QL97>;ril2hgr=j#2D18=6pM%opq4WhPeGy7ug3_0v^c5(5 z6-r-&($}H(-h|S(q4ZrSeIH6cgwl_p`kp}Pr%?JClztASUqI=XQ2G^=ehsDHK5owQ6O{f8rN2PwuTc6Ml>QE-e?aMW?lxBg_tWcT_O0z?04k*nDrMaLqH+6+pYLum^rZ3(5V zptLoVwt>>NP}&Yk+e2vwDD4QPouITcly-sAu29+yO1nd84=C*krM;lEHRAl2&IFdbTBKVJrfG0!=ZE}l#Yhdu~0f5N+&|;WGI~qrPHBwCX@yMK1^l| diff --git a/core/rexcode/arm64/tables/arm64.entries.bin b/core/rexcode/arm64/tables/arm64.entries.bin index f71ebcdcbfe068e28d3db086b4917c52fe12b693..587d3ce0a44b0a0dc66e819a5fb4d236ed7edb43 100644 GIT binary patch delta 3893 zcmZp<$++MVL_(R>m6T+ij7(G*7#bD`G(7mv&#+mAC68(HGB%OPlh{P$ zisb=BN?IzpX@!sJL!eUTYVaML7UrcIv1sWtf)r^aM0E}=hM1jL(S3Z4SON5$|hRL#g(vwU0swOk>3yIhw z{CnkqE5yXjBK#%HDhdkvMk=ZT3l69VJb3V*SK=p=qOz+$k!{jWAMR@>@~a$>&5hkc^!)SyRlJcRmxsfx(kg z#SAB}5)OW1l%9qN3oJ!)g!kmL;?lg!kTmy9=9ED849{d)32ENtNGf_KM@q;}?vfDV zU5;du@8p#dhVt-0Xb^zd#;^vVvthzyMM>$&B9da0-$|%xtV4ux!$pW{fpti#Cql#+ zCI?80O|Fs@nS4r8h<6jnN(N;k6$XX{VUt@W^(RY6iA=sDX`{FWNhSiSbqmNisOlM$ zeWhe4J4p#m-XSG2xkk!{cN>z9sL3~_40+_0#2AhtxvXV!t&FtDaU`8bA*uu>ACM7~hbQ`mR){de z36O!%5Qv$~DGSaRQ2w0BhO(|!3Q7u4{#l3~fm29&d?8{Cr$CN?s_TV{P2M1DHjc;Oki@4 zoP+?RBw<*!w;Bsd{u1j7P{$p_`6H-C@|V^mX624!p&RfYo(TtO=N1U#AL zl|e-WNNfQ_jA3(*!aoi*CME_3CUypf2h0qs9{hjspFtpmg^>|1rUe#bm^?uv_v%GS(w-u7+BaD7~~lk zUdb~k{AZAeX8~!1ie-VtI5uCHZRGr5HzR7w9Qj--7MEHu4mF7*(GLTV#yT}9TB8Fmw9UcjJlj{s* zcmxGuh9&4tK4%~``GA24Zz+?A2vqpQ!pRQ}q&Eu~y71I5VH6V+gH-H$9{7Q(5GIBt zj3Oc;P_YGYF#!Pqs2Iq55B`JH@$>V;#Q0!(1qB76VhM0DAt51{7~DKzVPOX4dQf9! z&jP5z4UAwxkk}H07+mubP#A(N-hgo65|{%wFv1FduJXgga&p zELb-o9K8k>TAL6)UIX*-CPc`rfrZRwsJ->73=C^vF5HZ43Dkv~ku^hovKiTda51>= z)_{^GD4I4SI}mE#GlbZd1$+#`e?SVKAuQgKz&F{?R%Y@f+bxr$?9_N)Bhu%Ugvph5 zvfS{Hy|Q3(ubuSd3wB~W@MLpGL2vRsy9ge5qCS)0H(AeKYI1?S2=8ZvS!W(huCC$ye;{c;EqSlfXAw&Ov6fkb}r%KZlgb#~ef^YdH!{-ryiMnaNRv2kucD z1-;39jxv*PIS5S-a1@)o2wAd6fp2o0qrv2DjzYY8OmO$~JeYjYae2Kp6Wkjiuz0s- zf_ozb7N6D#oguL7Y0U&rgdwo_v}S_4Dg+kq)=Y3Og}~B`H4`{(fwNr*EOFT&TLO(w z8)U~oiOaG(p!bFPSxae;-5YdykuF0i0>MMQ}UEK1yv4TSp64cTJ27(5hQV7bW+*$$}Z z+@PKdQ)OUqc>vc8k0+M|xI%aky1=s2J!W{#Ap>*ZJ!W`~AhUpPahDUb0wbdx0}~4e z149i%FvFh%{}~t_GBYvRLd5C%v8JIv-Bm;vKsHkILm^>v>Yx1Q;A)6!2OiWBL$y;DafuqP8s=#6# zN0HV20*gs(=1Ka-I9V)3ZBmMeQa=+9$N}OY`x*W+FdX>L$k5NkjS$;A*(}9r^MaHo F>;N+1*nt25 delta 2802 zcmZ4Rh_U4+L_(Q0l$7M0jZ9P+7!E8DXn63SUtqHeOCA%qEF%MhvI+wO zgN4H6PBvL?c{qQ;9stgP)3X>mlNb^o*l9Q8ziX=>y<&>Q)#3^D7S0$jp!tm$8e_n=Z2z3GpP_gMu z^78T!y&?-H=W^;#PT&-oyn$0oNI^jXA};X&qE=w?4Nk4eVq9vIxI}n&Ak1QLm>kO` zJvo3&Wby(o5sjS)85W0Bh|N0@wy-on#U^jz+BUh4TWxX%w}=QYGu%3Z2drRC0+Szb zi%j0ZtufhvM}(J;8Sck~gvpFNvXj4Y3r)`9(U|PQqcQmckI3XHJYw>2zho?c7{VZc z(3g=g`7V#_WF=mq$v=2BCVTK|Awsf1VR9y~tPos(2~7Xw7GAB%hj>NQ;8Fz*E+F^u zF<2nnTyOv)CNNomPlVTk86Nfp43i`IqtgOC~imJc@1{Hw^lN*F&CT|e3nIx<-`Gt_kRzLZ%u;Szs!WxrVL^jFGE6K|%8!4+YFf_0*JOHJESxjHy@(6P;L4*b7F(F(#X>y>L^kf+^o5?w1THFZnsgrxfqK zl43#%N(v0hMk)*p3$8(w2u%JUX=Az>q!%g?4v}Ekf+Q9J7n4?G2Slp&9tk{nb`6w72SX&G*Kl4x+4Y%480xk*}Ra)h*o z;z1-29!dqLSAl~d2SL(ngVW?*Y3a!qr0ph~$p}s6kDQ zl_Lxb8X$rkKbRDi<>Vk@4x3-f#WJeND}#y^6;*}<3tT}u`4~Kz6_h~*1xV}xL`-0F zj>10Ucoq<7~K|y=+ zElsJ(99mjJOl)wquOBcg{AZAuY@j7FIYLW|hmjSgoz}w=;R%GL6hb5 zt&|Fw`1zso91411d4@tJxE>A#zsW)R29u}hi%f3P7m*hdVt~~090`69#YIeTF^`1F zclBi_U(y%h78Zu8^H?xh*Fbu*f`Q2776UO8K|z>!f*wSFF%yznxR{6t1H>MW1$mRR z3}krVF7i;wn|#hdYVrXC5#CaS-V+NaKQxfuEMVxu!}p9)NJt1$!EZ_Mn|#h*X7V9> zk;(t;w+M=fi9sZ;fZYG!Khxy(4w}4g7!l$RCi6Nd#&ODfW&{2Bw2S+h(xbmI_lm9yEPj+y!o4m|P zWbz~@5gtK7L5NW{34D_`Ips`ta|Q(*)J~fPlY5<|m9&}o`T3#BV6M<+5)cr8iRDeM za+aBF+i_nZwTUvd_ahpX>V@B>xEObmKV$WGIBS8m>{PV%s8J}fMGqe62nF2BnD#^Q3el|X$<#RA{fkAc^RBpQyBoNM+d$D delta 39 ucmZ>8m>{Pl!I;7