mirrors/Odin
1
0
Fork 0
mirror of https://github.com/odin-lang/Odin.git synced 2026-08-28 16:01:31 +00:00
Code Issues Packages Projects Releases Wiki Activity

Check for implicitly read registers which have not be handled

Browse Source
This commit is contained in:
gingerBill
2026-08-19 12:29:54 +01:00
parent 6d903e9bde
commit 8956deb322
3 changed files with 104 additions and 17 deletions
Download Patch File Download Diff File Expand all files Collapse all files

14
core/rexcode/isa/x86/tablegen/cpp-compiler/cpp-gen.odin
View File

@@ -174,6 +174,12 @@ main :: proc() {
ClobberReg_FPU_ST = 1<<12,
ClobberReg_FPU_SW = 1<<13,
};
static u16 const CLOBBER_REGS_NAMED =
ClobberReg_RAX|ClobberReg_RBX|ClobberReg_RCX|ClobberReg_RDX|
ClobberReg_RSI|ClobberReg_RDI|ClobberReg_RBP|ClobberReg_R11|
ClobberReg_XMM0;
enum OperandSet : u8 {
OperandSet_OP0 = 1<<0,
OperandSet_OP1 = 1<<1,
@@ -294,12 +300,8 @@ main :: proc() {
}
};
void clobber_implicit_regs(StringSet *clobber_registers_set, ClobberRegs implicit_regs) {
u16 const NAMED =
ClobberReg_RAX|ClobberReg_RBX|ClobberReg_RCX|ClobberReg_RDX|
ClobberReg_RSI|ClobberReg_RDI|ClobberReg_RBP|ClobberReg_R11|
ClobberReg_XMM0;
u16 regs = implicit_regs & NAMED;
void clobber_implicit_regs(StringSet *clobber_registers_set, u16 implicit_regs) {
u16 regs = implicit_regs & CLOBBER_REGS_NAMED;
for (u16 bit = 1; bit != 0; bit <<= 1) {
if ((regs & bit) == 0) {