mirrors/Odin
1
0
Fork 0
mirror of https://github.com/odin-lang/Odin.git synced 2026-09-07 12:47:19 +00:00
Code Issues Packages Projects Releases Wiki Activity

asm named slots

Browse Source
This commit is contained in:
kalsprite
2026-08-23 21:34:31 -07:00
parent 965970af71
commit deb45f3e6a
8 changed files with 162 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

25
src/asm_tables_amd64.cpp
View File

@@ -695,6 +695,31 @@ struct Asm_amd64 {
return AsmRegClass_Unknown; // OP_M*, OP_IMM*, OP_REL*, OP_SREG/CR/DR/MM/STi, moffs, ptr, m16_16... : no GPR/XMM class constraint here
}
// Slots only a specific named hardware register can fill. They carry no GPR/vector
// class and, apart from OP_MM, no width either. Nothing else in the size/class
// check constrains them and a template parameter would otherwise slip through.
u16 operand_type_named_reg_class(OperandType t) const {
switch (t) {
case OP_SREG: return REG_CLASS_SEG;
case OP_CR: return REG_CLASS_CR;
case OP_DR: return REG_CLASS_DR;
case OP_STI: return REG_CLASS_ST;
case OP_MM: return REG_CLASS_MM;
}
return REG_CLASS_NONE;
}
String named_reg_class_string(u16 reg_class) const {
switch (reg_class) {
case REG_CLASS_SEG: return str_lit("segment");
case REG_CLASS_CR: return str_lit("control");
case REG_CLASS_DR: return str_lit("debug");
case REG_CLASS_ST: return str_lit("x87 stack");
case REG_CLASS_MM: return str_lit("MMX");
}
return str_lit("hardware");
}
u16 operand_type_bit_width(OperandType t) const {
switch (t) {
case OP_R8: case OP_RM8: case OP_M8: case OP_AL_IMPL: case OP_CL_IMPL: case OP_K_M8: return 8;