From f78a3a55732a582d673d3f8a0be34dee238ebdc9 Mon Sep 17 00:00:00 2001 From: Brendan Punsky Date: Mon, 15 Jun 2026 21:16:56 -0400 Subject: [PATCH] rexcode/arm64: NEON three-different (long) encode forms Adds 26 widening long mnemonics (72 forms) via specgen: SADDL/UADDL/SSUBL/USUBL, SMULL/UMULL, SMLAL/UMLAL/SMLSL/UMLSL, SQDMULL/SQDMLAL/SQDMLSL and their high-half '2' variants. Destination arrangement is wider than the sources (Vd.8H, Vn.8B, Vm.8B; the '2' forms read the high half). Encoding stays VD/VN/VM, so no encoder change. specgen gains a mixed-arrangement THREE_DIFF shape (low/high source-half pairs). Verified: decode round-trips (SMULL/SADDL2/SQDMULL/UMLAL), arm64 check + 461 tests pass. --- core/rexcode/arm64/mnemonic_builders.odin | 104 ++ .../arm64/tablegen/encoding_table.odin | 126 ++ .../tablegen/generated/decode_tables.odin | 418 +++-- .../tablegen/generated/encode_tables.odin | 1468 +++++++++-------- core/rexcode/arm64/tablegen/specgen.lua | 49 + .../arm64/tables/arm64.encode_forms.bin | Bin 28920 -> 30360 bytes .../arm64/tables/arm64.encode_runs.bin | Bin 8960 -> 8960 bytes core/rexcode/arm64/tables/arm64.entries.bin | Bin 28960 -> 30400 bytes core/rexcode/arm64/tables/arm64.idx_op0.bin | Bin 64 -> 64 bytes 9 files changed, 1307 insertions(+), 858 deletions(-) diff --git a/core/rexcode/arm64/mnemonic_builders.odin b/core/rexcode/arm64/mnemonic_builders.odin index e2665e159..2cbb6dae7 100644 --- a/core/rexcode/arm64/mnemonic_builders.odin +++ b/core/rexcode/arm64/mnemonic_builders.odin @@ -789,6 +789,58 @@ inst_sminp_r_r_r :: #force_inline proc "contextless" (dst: Regist emit_sminp_r_r_r :: #force_inline proc(instructions: ^[dynamic]Instruction, dst: Register, src: Register, src2: Register) { append(instructions, inst_sminp_r_r_r(dst, src, src2)) } inst_uminp_r_r_r :: #force_inline proc "contextless" (dst: Register, src: Register, src2: Register) -> Instruction { return Instruction{mnemonic = .UMINP, operand_count = 3, length = 4, ops = {op_v_8b(u8(reg_hw(dst))), op_v_8b(u8(reg_hw(src))), op_v_8b(u8(reg_hw(src2))), {}}} } emit_uminp_r_r_r :: #force_inline proc(instructions: ^[dynamic]Instruction, dst: Register, src: Register, src2: Register) { append(instructions, inst_uminp_r_r_r(dst, src, src2)) } +inst_saddl_r_r_r :: #force_inline proc "contextless" (dst: Register, src: Register, src2: Register) -> Instruction { return Instruction{mnemonic = .SADDL, operand_count = 3, length = 4, ops = {op_v_8h(u8(reg_hw(dst))), op_v_8b(u8(reg_hw(src))), op_v_8b(u8(reg_hw(src2))), {}}} } +emit_saddl_r_r_r :: #force_inline proc(instructions: ^[dynamic]Instruction, dst: Register, src: Register, src2: Register) { append(instructions, inst_saddl_r_r_r(dst, src, src2)) } +inst_saddl2_r_r_r :: #force_inline proc "contextless" (dst: Register, src: Register, src2: Register) -> Instruction { return Instruction{mnemonic = .SADDL2, operand_count = 3, length = 4, ops = {op_v_8h(u8(reg_hw(dst))), op_v_16b(u8(reg_hw(src))), op_v_16b(u8(reg_hw(src2))), {}}} } +emit_saddl2_r_r_r :: #force_inline proc(instructions: ^[dynamic]Instruction, dst: Register, src: Register, src2: Register) { append(instructions, inst_saddl2_r_r_r(dst, src, src2)) } +inst_uaddl_r_r_r :: #force_inline proc "contextless" (dst: Register, src: Register, src2: Register) -> Instruction { return Instruction{mnemonic = .UADDL, operand_count = 3, length = 4, ops = {op_v_8h(u8(reg_hw(dst))), op_v_8b(u8(reg_hw(src))), op_v_8b(u8(reg_hw(src2))), {}}} } +emit_uaddl_r_r_r :: #force_inline proc(instructions: ^[dynamic]Instruction, dst: Register, src: Register, src2: Register) { append(instructions, inst_uaddl_r_r_r(dst, src, src2)) } +inst_uaddl2_r_r_r :: #force_inline proc "contextless" (dst: Register, src: Register, src2: Register) -> Instruction { return Instruction{mnemonic = .UADDL2, operand_count = 3, length = 4, ops = {op_v_8h(u8(reg_hw(dst))), op_v_16b(u8(reg_hw(src))), op_v_16b(u8(reg_hw(src2))), {}}} } +emit_uaddl2_r_r_r :: #force_inline proc(instructions: ^[dynamic]Instruction, dst: Register, src: Register, src2: Register) { append(instructions, inst_uaddl2_r_r_r(dst, src, src2)) } +inst_ssubl_r_r_r :: #force_inline proc "contextless" (dst: Register, src: Register, src2: Register) -> Instruction { return Instruction{mnemonic = .SSUBL, operand_count = 3, length = 4, ops = {op_v_8h(u8(reg_hw(dst))), op_v_8b(u8(reg_hw(src))), op_v_8b(u8(reg_hw(src2))), {}}} } +emit_ssubl_r_r_r :: #force_inline proc(instructions: ^[dynamic]Instruction, dst: Register, src: Register, src2: Register) { append(instructions, inst_ssubl_r_r_r(dst, src, src2)) } +inst_ssubl2_r_r_r :: #force_inline proc "contextless" (dst: Register, src: Register, src2: Register) -> Instruction { return Instruction{mnemonic = .SSUBL2, operand_count = 3, length = 4, ops = {op_v_8h(u8(reg_hw(dst))), op_v_16b(u8(reg_hw(src))), op_v_16b(u8(reg_hw(src2))), {}}} } +emit_ssubl2_r_r_r :: #force_inline proc(instructions: ^[dynamic]Instruction, dst: Register, src: Register, src2: Register) { append(instructions, inst_ssubl2_r_r_r(dst, src, src2)) } +inst_usubl_r_r_r :: #force_inline proc "contextless" (dst: Register, src: Register, src2: Register) -> Instruction { return Instruction{mnemonic = .USUBL, operand_count = 3, length = 4, ops = {op_v_8h(u8(reg_hw(dst))), op_v_8b(u8(reg_hw(src))), op_v_8b(u8(reg_hw(src2))), {}}} } +emit_usubl_r_r_r :: #force_inline proc(instructions: ^[dynamic]Instruction, dst: Register, src: Register, src2: Register) { append(instructions, inst_usubl_r_r_r(dst, src, src2)) } +inst_usubl2_r_r_r :: #force_inline proc "contextless" (dst: Register, src: Register, src2: Register) -> Instruction { return Instruction{mnemonic = .USUBL2, operand_count = 3, length = 4, ops = {op_v_8h(u8(reg_hw(dst))), op_v_16b(u8(reg_hw(src))), op_v_16b(u8(reg_hw(src2))), {}}} } +emit_usubl2_r_r_r :: #force_inline proc(instructions: ^[dynamic]Instruction, dst: Register, src: Register, src2: Register) { append(instructions, inst_usubl2_r_r_r(dst, src, src2)) } +inst_smull_v_r_r_r :: #force_inline proc "contextless" (dst: Register, src: Register, src2: Register) -> Instruction { return Instruction{mnemonic = .SMULL_V, operand_count = 3, length = 4, ops = {op_v_8h(u8(reg_hw(dst))), op_v_8b(u8(reg_hw(src))), op_v_8b(u8(reg_hw(src2))), {}}} } +emit_smull_v_r_r_r :: #force_inline proc(instructions: ^[dynamic]Instruction, dst: Register, src: Register, src2: Register) { append(instructions, inst_smull_v_r_r_r(dst, src, src2)) } +inst_smull2_v_r_r_r :: #force_inline proc "contextless" (dst: Register, src: Register, src2: Register) -> Instruction { return Instruction{mnemonic = .SMULL2_V, operand_count = 3, length = 4, ops = {op_v_8h(u8(reg_hw(dst))), op_v_16b(u8(reg_hw(src))), op_v_16b(u8(reg_hw(src2))), {}}} } +emit_smull2_v_r_r_r :: #force_inline proc(instructions: ^[dynamic]Instruction, dst: Register, src: Register, src2: Register) { append(instructions, inst_smull2_v_r_r_r(dst, src, src2)) } +inst_umull_v_r_r_r :: #force_inline proc "contextless" (dst: Register, src: Register, src2: Register) -> Instruction { return Instruction{mnemonic = .UMULL_V, operand_count = 3, length = 4, ops = {op_v_8h(u8(reg_hw(dst))), op_v_8b(u8(reg_hw(src))), op_v_8b(u8(reg_hw(src2))), {}}} } +emit_umull_v_r_r_r :: #force_inline proc(instructions: ^[dynamic]Instruction, dst: Register, src: Register, src2: Register) { append(instructions, inst_umull_v_r_r_r(dst, src, src2)) } +inst_umull2_v_r_r_r :: #force_inline proc "contextless" (dst: Register, src: Register, src2: Register) -> Instruction { return Instruction{mnemonic = .UMULL2_V, operand_count = 3, length = 4, ops = {op_v_8h(u8(reg_hw(dst))), op_v_16b(u8(reg_hw(src))), op_v_16b(u8(reg_hw(src2))), {}}} } +emit_umull2_v_r_r_r :: #force_inline proc(instructions: ^[dynamic]Instruction, dst: Register, src: Register, src2: Register) { append(instructions, inst_umull2_v_r_r_r(dst, src, src2)) } +inst_smlal_r_r_r :: #force_inline proc "contextless" (dst: Register, src: Register, src2: Register) -> Instruction { return Instruction{mnemonic = .SMLAL, operand_count = 3, length = 4, ops = {op_v_8h(u8(reg_hw(dst))), op_v_8b(u8(reg_hw(src))), op_v_8b(u8(reg_hw(src2))), {}}} } +emit_smlal_r_r_r :: #force_inline proc(instructions: ^[dynamic]Instruction, dst: Register, src: Register, src2: Register) { append(instructions, inst_smlal_r_r_r(dst, src, src2)) } +inst_smlal2_r_r_r :: #force_inline proc "contextless" (dst: Register, src: Register, src2: Register) -> Instruction { return Instruction{mnemonic = .SMLAL2, operand_count = 3, length = 4, ops = {op_v_8h(u8(reg_hw(dst))), op_v_16b(u8(reg_hw(src))), op_v_16b(u8(reg_hw(src2))), {}}} } +emit_smlal2_r_r_r :: #force_inline proc(instructions: ^[dynamic]Instruction, dst: Register, src: Register, src2: Register) { append(instructions, inst_smlal2_r_r_r(dst, src, src2)) } +inst_umlal_r_r_r :: #force_inline proc "contextless" (dst: Register, src: Register, src2: Register) -> Instruction { return Instruction{mnemonic = .UMLAL, operand_count = 3, length = 4, ops = {op_v_8h(u8(reg_hw(dst))), op_v_8b(u8(reg_hw(src))), op_v_8b(u8(reg_hw(src2))), {}}} } +emit_umlal_r_r_r :: #force_inline proc(instructions: ^[dynamic]Instruction, dst: Register, src: Register, src2: Register) { append(instructions, inst_umlal_r_r_r(dst, src, src2)) } +inst_umlal2_r_r_r :: #force_inline proc "contextless" (dst: Register, src: Register, src2: Register) -> Instruction { return Instruction{mnemonic = .UMLAL2, operand_count = 3, length = 4, ops = {op_v_8h(u8(reg_hw(dst))), op_v_16b(u8(reg_hw(src))), op_v_16b(u8(reg_hw(src2))), {}}} } +emit_umlal2_r_r_r :: #force_inline proc(instructions: ^[dynamic]Instruction, dst: Register, src: Register, src2: Register) { append(instructions, inst_umlal2_r_r_r(dst, src, src2)) } +inst_smlsl_r_r_r :: #force_inline proc "contextless" (dst: Register, src: Register, src2: Register) -> Instruction { return Instruction{mnemonic = .SMLSL, operand_count = 3, length = 4, ops = {op_v_8h(u8(reg_hw(dst))), op_v_8b(u8(reg_hw(src))), op_v_8b(u8(reg_hw(src2))), {}}} } +emit_smlsl_r_r_r :: #force_inline proc(instructions: ^[dynamic]Instruction, dst: Register, src: Register, src2: Register) { append(instructions, inst_smlsl_r_r_r(dst, src, src2)) } +inst_smlsl2_r_r_r :: #force_inline proc "contextless" (dst: Register, src: Register, src2: Register) -> Instruction { return Instruction{mnemonic = .SMLSL2, operand_count = 3, length = 4, ops = {op_v_8h(u8(reg_hw(dst))), op_v_16b(u8(reg_hw(src))), op_v_16b(u8(reg_hw(src2))), {}}} } +emit_smlsl2_r_r_r :: #force_inline proc(instructions: ^[dynamic]Instruction, dst: Register, src: Register, src2: Register) { append(instructions, inst_smlsl2_r_r_r(dst, src, src2)) } +inst_umlsl_r_r_r :: #force_inline proc "contextless" (dst: Register, src: Register, src2: Register) -> Instruction { return Instruction{mnemonic = .UMLSL, operand_count = 3, length = 4, ops = {op_v_8h(u8(reg_hw(dst))), op_v_8b(u8(reg_hw(src))), op_v_8b(u8(reg_hw(src2))), {}}} } +emit_umlsl_r_r_r :: #force_inline proc(instructions: ^[dynamic]Instruction, dst: Register, src: Register, src2: Register) { append(instructions, inst_umlsl_r_r_r(dst, src, src2)) } +inst_umlsl2_r_r_r :: #force_inline proc "contextless" (dst: Register, src: Register, src2: Register) -> Instruction { return Instruction{mnemonic = .UMLSL2, operand_count = 3, length = 4, ops = {op_v_8h(u8(reg_hw(dst))), op_v_16b(u8(reg_hw(src))), op_v_16b(u8(reg_hw(src2))), {}}} } +emit_umlsl2_r_r_r :: #force_inline proc(instructions: ^[dynamic]Instruction, dst: Register, src: Register, src2: Register) { append(instructions, inst_umlsl2_r_r_r(dst, src, src2)) } +inst_sqdmull_r_r_r :: #force_inline proc "contextless" (dst: Register, src: Register, src2: Register) -> Instruction { return Instruction{mnemonic = .SQDMULL, operand_count = 3, length = 4, ops = {op_v_4s(u8(reg_hw(dst))), op_v_4h(u8(reg_hw(src))), op_v_4h(u8(reg_hw(src2))), {}}} } +emit_sqdmull_r_r_r :: #force_inline proc(instructions: ^[dynamic]Instruction, dst: Register, src: Register, src2: Register) { append(instructions, inst_sqdmull_r_r_r(dst, src, src2)) } +inst_sqdmull2_r_r_r :: #force_inline proc "contextless" (dst: Register, src: Register, src2: Register) -> Instruction { return Instruction{mnemonic = .SQDMULL2, operand_count = 3, length = 4, ops = {op_v_4s(u8(reg_hw(dst))), op_v_8h(u8(reg_hw(src))), op_v_8h(u8(reg_hw(src2))), {}}} } +emit_sqdmull2_r_r_r :: #force_inline proc(instructions: ^[dynamic]Instruction, dst: Register, src: Register, src2: Register) { append(instructions, inst_sqdmull2_r_r_r(dst, src, src2)) } +inst_sqdmlal_r_r_r :: #force_inline proc "contextless" (dst: Register, src: Register, src2: Register) -> Instruction { return Instruction{mnemonic = .SQDMLAL, operand_count = 3, length = 4, ops = {op_v_4s(u8(reg_hw(dst))), op_v_4h(u8(reg_hw(src))), op_v_4h(u8(reg_hw(src2))), {}}} } +emit_sqdmlal_r_r_r :: #force_inline proc(instructions: ^[dynamic]Instruction, dst: Register, src: Register, src2: Register) { append(instructions, inst_sqdmlal_r_r_r(dst, src, src2)) } +inst_sqdmlal2_r_r_r :: #force_inline proc "contextless" (dst: Register, src: Register, src2: Register) -> Instruction { return Instruction{mnemonic = .SQDMLAL2, operand_count = 3, length = 4, ops = {op_v_4s(u8(reg_hw(dst))), op_v_8h(u8(reg_hw(src))), op_v_8h(u8(reg_hw(src2))), {}}} } +emit_sqdmlal2_r_r_r :: #force_inline proc(instructions: ^[dynamic]Instruction, dst: Register, src: Register, src2: Register) { append(instructions, inst_sqdmlal2_r_r_r(dst, src, src2)) } +inst_sqdmlsl_r_r_r :: #force_inline proc "contextless" (dst: Register, src: Register, src2: Register) -> Instruction { return Instruction{mnemonic = .SQDMLSL, operand_count = 3, length = 4, ops = {op_v_4s(u8(reg_hw(dst))), op_v_4h(u8(reg_hw(src))), op_v_4h(u8(reg_hw(src2))), {}}} } +emit_sqdmlsl_r_r_r :: #force_inline proc(instructions: ^[dynamic]Instruction, dst: Register, src: Register, src2: Register) { append(instructions, inst_sqdmlsl_r_r_r(dst, src, src2)) } +inst_sqdmlsl2_r_r_r :: #force_inline proc "contextless" (dst: Register, src: Register, src2: Register) -> Instruction { return Instruction{mnemonic = .SQDMLSL2, operand_count = 3, length = 4, ops = {op_v_4s(u8(reg_hw(dst))), op_v_8h(u8(reg_hw(src))), op_v_8h(u8(reg_hw(src2))), {}}} } +emit_sqdmlsl2_r_r_r :: #force_inline proc(instructions: ^[dynamic]Instruction, dst: Register, src: Register, src2: Register) { append(instructions, inst_sqdmlsl2_r_r_r(dst, src, src2)) } inst_sqdmulh_r_r_r :: #force_inline proc "contextless" (dst: Register, src: Register, src2: Register) -> Instruction { return Instruction{mnemonic = .SQDMULH, operand_count = 3, length = 4, ops = {op_v_4h(u8(reg_hw(dst))), op_v_4h(u8(reg_hw(src))), op_v_4h(u8(reg_hw(src2))), {}}} } emit_sqdmulh_r_r_r :: #force_inline proc(instructions: ^[dynamic]Instruction, dst: Register, src: Register, src2: Register) { append(instructions, inst_sqdmulh_r_r_r(dst, src, src2)) } inst_sqrdmulh_r_r_r :: #force_inline proc "contextless" (dst: Register, src: Register, src2: Register) -> Instruction { return Instruction{mnemonic = .SQRDMULH, operand_count = 3, length = 4, ops = {op_v_4h(u8(reg_hw(dst))), op_v_4h(u8(reg_hw(src))), op_v_4h(u8(reg_hw(src2))), {}}} } @@ -2440,6 +2492,58 @@ inst_sminp :: inst_sminp_r_r_r emit_sminp :: emit_sminp_r_r_r inst_uminp :: inst_uminp_r_r_r emit_uminp :: emit_uminp_r_r_r +inst_saddl :: inst_saddl_r_r_r +emit_saddl :: emit_saddl_r_r_r +inst_saddl2 :: inst_saddl2_r_r_r +emit_saddl2 :: emit_saddl2_r_r_r +inst_uaddl :: inst_uaddl_r_r_r +emit_uaddl :: emit_uaddl_r_r_r +inst_uaddl2 :: inst_uaddl2_r_r_r +emit_uaddl2 :: emit_uaddl2_r_r_r +inst_ssubl :: inst_ssubl_r_r_r +emit_ssubl :: emit_ssubl_r_r_r +inst_ssubl2 :: inst_ssubl2_r_r_r +emit_ssubl2 :: emit_ssubl2_r_r_r +inst_usubl :: inst_usubl_r_r_r +emit_usubl :: emit_usubl_r_r_r +inst_usubl2 :: inst_usubl2_r_r_r +emit_usubl2 :: emit_usubl2_r_r_r +inst_smull_v :: inst_smull_v_r_r_r +emit_smull_v :: emit_smull_v_r_r_r +inst_smull2_v :: inst_smull2_v_r_r_r +emit_smull2_v :: emit_smull2_v_r_r_r +inst_umull_v :: inst_umull_v_r_r_r +emit_umull_v :: emit_umull_v_r_r_r +inst_umull2_v :: inst_umull2_v_r_r_r +emit_umull2_v :: emit_umull2_v_r_r_r +inst_smlal :: inst_smlal_r_r_r +emit_smlal :: emit_smlal_r_r_r +inst_smlal2 :: inst_smlal2_r_r_r +emit_smlal2 :: emit_smlal2_r_r_r +inst_umlal :: inst_umlal_r_r_r +emit_umlal :: emit_umlal_r_r_r +inst_umlal2 :: inst_umlal2_r_r_r +emit_umlal2 :: emit_umlal2_r_r_r +inst_smlsl :: inst_smlsl_r_r_r +emit_smlsl :: emit_smlsl_r_r_r +inst_smlsl2 :: inst_smlsl2_r_r_r +emit_smlsl2 :: emit_smlsl2_r_r_r +inst_umlsl :: inst_umlsl_r_r_r +emit_umlsl :: emit_umlsl_r_r_r +inst_umlsl2 :: inst_umlsl2_r_r_r +emit_umlsl2 :: emit_umlsl2_r_r_r +inst_sqdmull :: inst_sqdmull_r_r_r +emit_sqdmull :: emit_sqdmull_r_r_r +inst_sqdmull2 :: inst_sqdmull2_r_r_r +emit_sqdmull2 :: emit_sqdmull2_r_r_r +inst_sqdmlal :: inst_sqdmlal_r_r_r +emit_sqdmlal :: emit_sqdmlal_r_r_r +inst_sqdmlal2 :: inst_sqdmlal2_r_r_r +emit_sqdmlal2 :: emit_sqdmlal2_r_r_r +inst_sqdmlsl :: inst_sqdmlsl_r_r_r +emit_sqdmlsl :: emit_sqdmlsl_r_r_r +inst_sqdmlsl2 :: inst_sqdmlsl2_r_r_r +emit_sqdmlsl2 :: emit_sqdmlsl2_r_r_r inst_sqdmulh :: inst_sqdmulh_r_r_r emit_sqdmulh :: emit_sqdmulh_r_r_r inst_sqrdmulh :: inst_sqrdmulh_r_r_r diff --git a/core/rexcode/arm64/tablegen/encoding_table.odin b/core/rexcode/arm64/tablegen/encoding_table.odin index 1f9f75879..fe9c468fd 100644 --- a/core/rexcode/arm64/tablegen/encoding_table.odin +++ b/core/rexcode/arm64/tablegen/encoding_table.odin @@ -3315,5 +3315,131 @@ ENCODING_TABLE := #partial [Mnemonic][]Encoding{ {.URSQRTE_V, {.V_2S, .V_2S, .NONE, .NONE}, {.VD, .VN, .NONE, .NONE}, 0x2EA1C800, 0xFFFFFC00, .NEON, {}}, {.URSQRTE_V, {.V_4S, .V_4S, .NONE, .NONE}, {.VD, .VN, .NONE, .NONE}, 0x6EA1C800, 0xFFFFFC00, .NEON, {}}, }, + + // Advanced SIMD three-different (long). + .SADDL = { + {.SADDL, {.V_8H, .V_8B, .V_8B, .NONE}, {.VD, .VN, .VM, .NONE}, 0x0E200000, 0xFFE0FC00, .NEON, {}}, + {.SADDL, {.V_4S, .V_4H, .V_4H, .NONE}, {.VD, .VN, .VM, .NONE}, 0x0E600000, 0xFFE0FC00, .NEON, {}}, + {.SADDL, {.V_2D, .V_2S, .V_2S, .NONE}, {.VD, .VN, .VM, .NONE}, 0x0EA00000, 0xFFE0FC00, .NEON, {}}, + }, + .SADDL2 = { + {.SADDL2, {.V_8H, .V_16B, .V_16B, .NONE}, {.VD, .VN, .VM, .NONE}, 0x4E200000, 0xFFE0FC00, .NEON, {}}, + {.SADDL2, {.V_4S, .V_8H, .V_8H, .NONE}, {.VD, .VN, .VM, .NONE}, 0x4E600000, 0xFFE0FC00, .NEON, {}}, + {.SADDL2, {.V_2D, .V_4S, .V_4S, .NONE}, {.VD, .VN, .VM, .NONE}, 0x4EA00000, 0xFFE0FC00, .NEON, {}}, + }, + .UADDL = { + {.UADDL, {.V_8H, .V_8B, .V_8B, .NONE}, {.VD, .VN, .VM, .NONE}, 0x2E200000, 0xFFE0FC00, .NEON, {}}, + {.UADDL, {.V_4S, .V_4H, .V_4H, .NONE}, {.VD, .VN, .VM, .NONE}, 0x2E600000, 0xFFE0FC00, .NEON, {}}, + {.UADDL, {.V_2D, .V_2S, .V_2S, .NONE}, {.VD, .VN, .VM, .NONE}, 0x2EA00000, 0xFFE0FC00, .NEON, {}}, + }, + .UADDL2 = { + {.UADDL2, {.V_8H, .V_16B, .V_16B, .NONE}, {.VD, .VN, .VM, .NONE}, 0x6E200000, 0xFFE0FC00, .NEON, {}}, + {.UADDL2, {.V_4S, .V_8H, .V_8H, .NONE}, {.VD, .VN, .VM, .NONE}, 0x6E600000, 0xFFE0FC00, .NEON, {}}, + {.UADDL2, {.V_2D, .V_4S, .V_4S, .NONE}, {.VD, .VN, .VM, .NONE}, 0x6EA00000, 0xFFE0FC00, .NEON, {}}, + }, + .SSUBL = { + {.SSUBL, {.V_8H, .V_8B, .V_8B, .NONE}, {.VD, .VN, .VM, .NONE}, 0x0E202000, 0xFFE0FC00, .NEON, {}}, + {.SSUBL, {.V_4S, .V_4H, .V_4H, .NONE}, {.VD, .VN, .VM, .NONE}, 0x0E602000, 0xFFE0FC00, .NEON, {}}, + {.SSUBL, {.V_2D, .V_2S, .V_2S, .NONE}, {.VD, .VN, .VM, .NONE}, 0x0EA02000, 0xFFE0FC00, .NEON, {}}, + }, + .SSUBL2 = { + {.SSUBL2, {.V_8H, .V_16B, .V_16B, .NONE}, {.VD, .VN, .VM, .NONE}, 0x4E202000, 0xFFE0FC00, .NEON, {}}, + {.SSUBL2, {.V_4S, .V_8H, .V_8H, .NONE}, {.VD, .VN, .VM, .NONE}, 0x4E602000, 0xFFE0FC00, .NEON, {}}, + {.SSUBL2, {.V_2D, .V_4S, .V_4S, .NONE}, {.VD, .VN, .VM, .NONE}, 0x4EA02000, 0xFFE0FC00, .NEON, {}}, + }, + .USUBL = { + {.USUBL, {.V_8H, .V_8B, .V_8B, .NONE}, {.VD, .VN, .VM, .NONE}, 0x2E202000, 0xFFE0FC00, .NEON, {}}, + {.USUBL, {.V_4S, .V_4H, .V_4H, .NONE}, {.VD, .VN, .VM, .NONE}, 0x2E602000, 0xFFE0FC00, .NEON, {}}, + {.USUBL, {.V_2D, .V_2S, .V_2S, .NONE}, {.VD, .VN, .VM, .NONE}, 0x2EA02000, 0xFFE0FC00, .NEON, {}}, + }, + .USUBL2 = { + {.USUBL2, {.V_8H, .V_16B, .V_16B, .NONE}, {.VD, .VN, .VM, .NONE}, 0x6E202000, 0xFFE0FC00, .NEON, {}}, + {.USUBL2, {.V_4S, .V_8H, .V_8H, .NONE}, {.VD, .VN, .VM, .NONE}, 0x6E602000, 0xFFE0FC00, .NEON, {}}, + {.USUBL2, {.V_2D, .V_4S, .V_4S, .NONE}, {.VD, .VN, .VM, .NONE}, 0x6EA02000, 0xFFE0FC00, .NEON, {}}, + }, + .SMULL_V = { + {.SMULL_V, {.V_8H, .V_8B, .V_8B, .NONE}, {.VD, .VN, .VM, .NONE}, 0x0E20C000, 0xFFE0FC00, .NEON, {}}, + {.SMULL_V, {.V_4S, .V_4H, .V_4H, .NONE}, {.VD, .VN, .VM, .NONE}, 0x0E60C000, 0xFFE0FC00, .NEON, {}}, + {.SMULL_V, {.V_2D, .V_2S, .V_2S, .NONE}, {.VD, .VN, .VM, .NONE}, 0x0EA0C000, 0xFFE0FC00, .NEON, {}}, + }, + .SMULL2_V = { + {.SMULL2_V, {.V_8H, .V_16B, .V_16B, .NONE}, {.VD, .VN, .VM, .NONE}, 0x4E20C000, 0xFFE0FC00, .NEON, {}}, + {.SMULL2_V, {.V_4S, .V_8H, .V_8H, .NONE}, {.VD, .VN, .VM, .NONE}, 0x4E60C000, 0xFFE0FC00, .NEON, {}}, + {.SMULL2_V, {.V_2D, .V_4S, .V_4S, .NONE}, {.VD, .VN, .VM, .NONE}, 0x4EA0C000, 0xFFE0FC00, .NEON, {}}, + }, + .UMULL_V = { + {.UMULL_V, {.V_8H, .V_8B, .V_8B, .NONE}, {.VD, .VN, .VM, .NONE}, 0x2E20C000, 0xFFE0FC00, .NEON, {}}, + {.UMULL_V, {.V_4S, .V_4H, .V_4H, .NONE}, {.VD, .VN, .VM, .NONE}, 0x2E60C000, 0xFFE0FC00, .NEON, {}}, + {.UMULL_V, {.V_2D, .V_2S, .V_2S, .NONE}, {.VD, .VN, .VM, .NONE}, 0x2EA0C000, 0xFFE0FC00, .NEON, {}}, + }, + .UMULL2_V = { + {.UMULL2_V, {.V_8H, .V_16B, .V_16B, .NONE}, {.VD, .VN, .VM, .NONE}, 0x6E20C000, 0xFFE0FC00, .NEON, {}}, + {.UMULL2_V, {.V_4S, .V_8H, .V_8H, .NONE}, {.VD, .VN, .VM, .NONE}, 0x6E60C000, 0xFFE0FC00, .NEON, {}}, + {.UMULL2_V, {.V_2D, .V_4S, .V_4S, .NONE}, {.VD, .VN, .VM, .NONE}, 0x6EA0C000, 0xFFE0FC00, .NEON, {}}, + }, + .SMLAL = { + {.SMLAL, {.V_8H, .V_8B, .V_8B, .NONE}, {.VD, .VN, .VM, .NONE}, 0x0E208000, 0xFFE0FC00, .NEON, {}}, + {.SMLAL, {.V_4S, .V_4H, .V_4H, .NONE}, {.VD, .VN, .VM, .NONE}, 0x0E608000, 0xFFE0FC00, .NEON, {}}, + {.SMLAL, {.V_2D, .V_2S, .V_2S, .NONE}, {.VD, .VN, .VM, .NONE}, 0x0EA08000, 0xFFE0FC00, .NEON, {}}, + }, + .SMLAL2 = { + {.SMLAL2, {.V_8H, .V_16B, .V_16B, .NONE}, {.VD, .VN, .VM, .NONE}, 0x4E208000, 0xFFE0FC00, .NEON, {}}, + {.SMLAL2, {.V_4S, .V_8H, .V_8H, .NONE}, {.VD, .VN, .VM, .NONE}, 0x4E608000, 0xFFE0FC00, .NEON, {}}, + {.SMLAL2, {.V_2D, .V_4S, .V_4S, .NONE}, {.VD, .VN, .VM, .NONE}, 0x4EA08000, 0xFFE0FC00, .NEON, {}}, + }, + .UMLAL = { + {.UMLAL, {.V_8H, .V_8B, .V_8B, .NONE}, {.VD, .VN, .VM, .NONE}, 0x2E208000, 0xFFE0FC00, .NEON, {}}, + {.UMLAL, {.V_4S, .V_4H, .V_4H, .NONE}, {.VD, .VN, .VM, .NONE}, 0x2E608000, 0xFFE0FC00, .NEON, {}}, + {.UMLAL, {.V_2D, .V_2S, .V_2S, .NONE}, {.VD, .VN, .VM, .NONE}, 0x2EA08000, 0xFFE0FC00, .NEON, {}}, + }, + .UMLAL2 = { + {.UMLAL2, {.V_8H, .V_16B, .V_16B, .NONE}, {.VD, .VN, .VM, .NONE}, 0x6E208000, 0xFFE0FC00, .NEON, {}}, + {.UMLAL2, {.V_4S, .V_8H, .V_8H, .NONE}, {.VD, .VN, .VM, .NONE}, 0x6E608000, 0xFFE0FC00, .NEON, {}}, + {.UMLAL2, {.V_2D, .V_4S, .V_4S, .NONE}, {.VD, .VN, .VM, .NONE}, 0x6EA08000, 0xFFE0FC00, .NEON, {}}, + }, + .SMLSL = { + {.SMLSL, {.V_8H, .V_8B, .V_8B, .NONE}, {.VD, .VN, .VM, .NONE}, 0x0E20A000, 0xFFE0FC00, .NEON, {}}, + {.SMLSL, {.V_4S, .V_4H, .V_4H, .NONE}, {.VD, .VN, .VM, .NONE}, 0x0E60A000, 0xFFE0FC00, .NEON, {}}, + {.SMLSL, {.V_2D, .V_2S, .V_2S, .NONE}, {.VD, .VN, .VM, .NONE}, 0x0EA0A000, 0xFFE0FC00, .NEON, {}}, + }, + .SMLSL2 = { + {.SMLSL2, {.V_8H, .V_16B, .V_16B, .NONE}, {.VD, .VN, .VM, .NONE}, 0x4E20A000, 0xFFE0FC00, .NEON, {}}, + {.SMLSL2, {.V_4S, .V_8H, .V_8H, .NONE}, {.VD, .VN, .VM, .NONE}, 0x4E60A000, 0xFFE0FC00, .NEON, {}}, + {.SMLSL2, {.V_2D, .V_4S, .V_4S, .NONE}, {.VD, .VN, .VM, .NONE}, 0x4EA0A000, 0xFFE0FC00, .NEON, {}}, + }, + .UMLSL = { + {.UMLSL, {.V_8H, .V_8B, .V_8B, .NONE}, {.VD, .VN, .VM, .NONE}, 0x2E20A000, 0xFFE0FC00, .NEON, {}}, + {.UMLSL, {.V_4S, .V_4H, .V_4H, .NONE}, {.VD, .VN, .VM, .NONE}, 0x2E60A000, 0xFFE0FC00, .NEON, {}}, + {.UMLSL, {.V_2D, .V_2S, .V_2S, .NONE}, {.VD, .VN, .VM, .NONE}, 0x2EA0A000, 0xFFE0FC00, .NEON, {}}, + }, + .UMLSL2 = { + {.UMLSL2, {.V_8H, .V_16B, .V_16B, .NONE}, {.VD, .VN, .VM, .NONE}, 0x6E20A000, 0xFFE0FC00, .NEON, {}}, + {.UMLSL2, {.V_4S, .V_8H, .V_8H, .NONE}, {.VD, .VN, .VM, .NONE}, 0x6E60A000, 0xFFE0FC00, .NEON, {}}, + {.UMLSL2, {.V_2D, .V_4S, .V_4S, .NONE}, {.VD, .VN, .VM, .NONE}, 0x6EA0A000, 0xFFE0FC00, .NEON, {}}, + }, + .SQDMULL = { + {.SQDMULL, {.V_4S, .V_4H, .V_4H, .NONE}, {.VD, .VN, .VM, .NONE}, 0x0E60D000, 0xFFE0FC00, .NEON, {}}, + {.SQDMULL, {.V_2D, .V_2S, .V_2S, .NONE}, {.VD, .VN, .VM, .NONE}, 0x0EA0D000, 0xFFE0FC00, .NEON, {}}, + }, + .SQDMULL2 = { + {.SQDMULL2, {.V_4S, .V_8H, .V_8H, .NONE}, {.VD, .VN, .VM, .NONE}, 0x4E60D000, 0xFFE0FC00, .NEON, {}}, + {.SQDMULL2, {.V_2D, .V_4S, .V_4S, .NONE}, {.VD, .VN, .VM, .NONE}, 0x4EA0D000, 0xFFE0FC00, .NEON, {}}, + }, + .SQDMLAL = { + {.SQDMLAL, {.V_4S, .V_4H, .V_4H, .NONE}, {.VD, .VN, .VM, .NONE}, 0x0E609000, 0xFFE0FC00, .NEON, {}}, + {.SQDMLAL, {.V_2D, .V_2S, .V_2S, .NONE}, {.VD, .VN, .VM, .NONE}, 0x0EA09000, 0xFFE0FC00, .NEON, {}}, + }, + .SQDMLAL2 = { + {.SQDMLAL2, {.V_4S, .V_8H, .V_8H, .NONE}, {.VD, .VN, .VM, .NONE}, 0x4E609000, 0xFFE0FC00, .NEON, {}}, + {.SQDMLAL2, {.V_2D, .V_4S, .V_4S, .NONE}, {.VD, .VN, .VM, .NONE}, 0x4EA09000, 0xFFE0FC00, .NEON, {}}, + }, + .SQDMLSL = { + {.SQDMLSL, {.V_4S, .V_4H, .V_4H, .NONE}, {.VD, .VN, .VM, .NONE}, 0x0E60B000, 0xFFE0FC00, .NEON, {}}, + {.SQDMLSL, {.V_2D, .V_2S, .V_2S, .NONE}, {.VD, .VN, .VM, .NONE}, 0x0EA0B000, 0xFFE0FC00, .NEON, {}}, + }, + .SQDMLSL2 = { + {.SQDMLSL2, {.V_4S, .V_8H, .V_8H, .NONE}, {.VD, .VN, .VM, .NONE}, 0x4E60B000, 0xFFE0FC00, .NEON, {}}, + {.SQDMLSL2, {.V_2D, .V_4S, .V_4S, .NONE}, {.VD, .VN, .VM, .NONE}, 0x4EA0B000, 0xFFE0FC00, .NEON, {}}, + }, // SPECGEN:END } diff --git a/core/rexcode/arm64/tablegen/generated/decode_tables.odin b/core/rexcode/arm64/tablegen/generated/decode_tables.odin index cb53f2598..4b4ed277c 100644 --- a/core/rexcode/arm64/tablegen/generated/decode_tables.odin +++ b/core/rexcode/arm64/tablegen/generated/decode_tables.odin @@ -8,7 +8,7 @@ package rexcode_arm64_generated import lib "../.." @(rodata) -DECODE_ENTRIES := [1448]lib.Decode_Entry{ +DECODE_ENTRIES := [1520]lib.Decode_Entry{ { .AMX_SET, {.NONE,.NONE,.NONE,.NONE}, {.NONE,.NONE,.NONE,.NONE}, 0x00201220, 0xFFFFFFFF, .AMX, {} }, { .AMX_CLR, {.NONE,.NONE,.NONE,.NONE}, {.NONE,.NONE,.NONE,.NONE}, 0x00201240, 0xFFFFFFFF, .AMX, {} }, { .AMX_LDX, {.X_REG,.NONE,.NONE,.NONE}, {.RT,.NONE,.NONE,.NONE}, 0x00201000, 0xFFFFFFE0, .AMX, {is_64=true} }, @@ -62,12 +62,12 @@ DECODE_ENTRIES := [1448]lib.Decode_Entry{ { .SME_BFMOPS, {.ZA_TILE_S,.P_REG_MERGE,.P_REG_MERGE,.Z_REG_H}, {.ZA_TILE_NUM_S,.PG,.PM3,.VN}, 0x81800010, 0xFFE08010, .SME, {} }, { .SME_SMOPA, {.ZA_TILE_D,.P_REG_MERGE,.P_REG_MERGE,.Z_REG_H}, {.ZA_TILE_NUM_D,.PG,.PM3,.VN}, 0xA0C00000, 0xFFE08010, .SME, {is_64=true} }, { .SME_SMOPA, {.ZA_TILE_S,.P_REG_MERGE,.P_REG_MERGE,.Z_REG_B}, {.ZA_TILE_NUM_S,.PG,.PM3,.VN}, 0xA0800000, 0xFFE08010, .SME, {} }, - { .SME_SMOPS, {.ZA_TILE_S,.P_REG_MERGE,.P_REG_MERGE,.Z_REG_B}, {.ZA_TILE_NUM_S,.PG,.PM3,.VN}, 0xA0800010, 0xFFE08010, .SME, {} }, { .SME_SMOPS, {.ZA_TILE_D,.P_REG_MERGE,.P_REG_MERGE,.Z_REG_H}, {.ZA_TILE_NUM_D,.PG,.PM3,.VN}, 0xA0C00010, 0xFFE08010, .SME, {is_64=true} }, - { .SME_UMOPA, {.ZA_TILE_D,.P_REG_MERGE,.P_REG_MERGE,.Z_REG_H}, {.ZA_TILE_NUM_D,.PG,.PM3,.VN}, 0xA1E00000, 0xFFE08010, .SME, {is_64=true} }, + { .SME_SMOPS, {.ZA_TILE_S,.P_REG_MERGE,.P_REG_MERGE,.Z_REG_B}, {.ZA_TILE_NUM_S,.PG,.PM3,.VN}, 0xA0800010, 0xFFE08010, .SME, {} }, { .SME_UMOPA, {.ZA_TILE_S,.P_REG_MERGE,.P_REG_MERGE,.Z_REG_B}, {.ZA_TILE_NUM_S,.PG,.PM3,.VN}, 0xA1A00000, 0xFFE08010, .SME, {} }, - { .SME_UMOPS, {.ZA_TILE_D,.P_REG_MERGE,.P_REG_MERGE,.Z_REG_H}, {.ZA_TILE_NUM_D,.PG,.PM3,.VN}, 0xA1E00010, 0xFFE08010, .SME, {is_64=true} }, + { .SME_UMOPA, {.ZA_TILE_D,.P_REG_MERGE,.P_REG_MERGE,.Z_REG_H}, {.ZA_TILE_NUM_D,.PG,.PM3,.VN}, 0xA1E00000, 0xFFE08010, .SME, {is_64=true} }, { .SME_UMOPS, {.ZA_TILE_S,.P_REG_MERGE,.P_REG_MERGE,.Z_REG_B}, {.ZA_TILE_NUM_S,.PG,.PM3,.VN}, 0xA1A00010, 0xFFE08010, .SME, {} }, + { .SME_UMOPS, {.ZA_TILE_D,.P_REG_MERGE,.P_REG_MERGE,.Z_REG_H}, {.ZA_TILE_NUM_D,.PG,.PM3,.VN}, 0xA1E00010, 0xFFE08010, .SME, {is_64=true} }, { .SME_USMOPA, {.ZA_TILE_S,.P_REG_MERGE,.P_REG_MERGE,.Z_REG_B}, {.ZA_TILE_NUM_S,.PG,.PM3,.VN}, 0xA1800000, 0xFFE08010, .SME, {} }, { .SME_SUMOPA, {.ZA_TILE_S,.P_REG_MERGE,.P_REG_MERGE,.Z_REG_B}, {.ZA_TILE_NUM_S,.PG,.PM3,.VN}, 0xA0A00000, 0xFFE08010, .SME, {} }, { .SME_MOVA_Z_FROM_TILE, {.Z_REG_B,.P_REG_MERGE,.SME_SLICE_B,.NONE}, {.VD,.PG,.SME_SLICE_B,.NONE}, 0xC0020000, 0xFFE08010, .SME, {} }, @@ -92,14 +92,14 @@ DECODE_ENTRIES := [1448]lib.Decode_Entry{ { .SVE_REV_P, {.P_REG,.P_REG,.NONE,.NONE}, {.PD,.PN,.NONE,.NONE}, 0x05344000, 0xFFFFFE10, .SVE, {} }, { .SVE_PTRUE, {.P_REG,.SVE_PATTERN,.NONE,.NONE}, {.PD,.SVE_PATTERN,.NONE,.NONE}, 0x2518E000, 0xFFFFFC10, .SVE, {} }, { .SVE_PTRUES, {.P_REG,.SVE_PATTERN,.NONE,.NONE}, {.PD,.SVE_PATTERN,.NONE,.NONE}, 0x2519E000, 0xFFFFFC10, .SVE, {sets_flags=true} }, + { .SVE_DUP_Z, {.Z_REG_S,.W_REG,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x05A03800, 0xFFFFFC00, .SVE, {} }, { .SVE_DUP_Z, {.Z_REG_H,.W_REG,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x05603800, 0xFFFFFC00, .SVE, {} }, { .SVE_DUP_Z, {.Z_REG_D,.X_REG,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x05E03800, 0xFFFFFC00, .SVE, {is_64=true} }, { .SVE_DUP_Z, {.Z_REG_B,.W_REG,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x05203800, 0xFFFFFC00, .SVE, {} }, - { .SVE_DUP_Z, {.Z_REG_S,.W_REG,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x05A03800, 0xFFFFFC00, .SVE, {} }, - { .SVE_REV_Z, {.Z_REG_H,.Z_REG_H,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x05783800, 0xFFFFFC00, .SVE, {} }, - { .SVE_REV_Z, {.Z_REG_S,.Z_REG_S,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x05B83800, 0xFFFFFC00, .SVE, {} }, { .SVE_REV_Z, {.Z_REG_B,.Z_REG_B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x05383800, 0xFFFFFC00, .SVE, {} }, + { .SVE_REV_Z, {.Z_REG_H,.Z_REG_H,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x05783800, 0xFFFFFC00, .SVE, {} }, { .SVE_REV_Z, {.Z_REG_D,.Z_REG_D,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x05F83800, 0xFFFFFC00, .SVE, {is_64=true} }, + { .SVE_REV_Z, {.Z_REG_S,.Z_REG_S,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x05B83800, 0xFFFFFC00, .SVE, {} }, { .SVE_AESE, {.Z_REG_B,.Z_REG_B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x4522E000, 0xFFFFFC00, .SVE2, {} }, { .SVE_AESD, {.Z_REG_B,.Z_REG_B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x4522E400, 0xFFFFFC00, .SVE2, {} }, { .SME_RDSVL, {.X_REG,.IMM_6,.NONE,.NONE}, {.RD,.IMM6,.NONE,.NONE}, 0x04BF5800, 0xFFFFFC00, .SME, {is_64=true} }, @@ -117,89 +117,89 @@ DECODE_ENTRIES := [1448]lib.Decode_Entry{ { .SVE_BFCVT, {.Z_REG_H,.P_REG_MERGE,.Z_REG_S,.NONE}, {.VD,.PG,.VN,.NONE}, 0x658AA000, 0xFFFFE000, .SVE, {} }, { .SVE_BFCVTNT, {.Z_REG_H,.P_REG_MERGE,.Z_REG_S,.NONE}, {.VD,.PG,.VN,.NONE}, 0x648AA000, 0xFFFFE000, .SVE, {} }, { .SVE_ADD_Z, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04E00000, 0xFFE0FC00, .SVE, {is_64=true} }, - { .SVE_ADD_Z, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04A00000, 0xFFE0FC00, .SVE, {} }, { .SVE_ADD_Z, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04600000, 0xFFE0FC00, .SVE, {} }, { .SVE_ADD_Z, {.Z_REG_B,.Z_REG_B,.Z_REG_B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04200000, 0xFFE0FC00, .SVE, {} }, - { .SVE_SUB_Z, {.Z_REG_B,.Z_REG_B,.Z_REG_B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04200400, 0xFFE0FC00, .SVE, {} }, + { .SVE_ADD_Z, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04A00000, 0xFFE0FC00, .SVE, {} }, { .SVE_SUB_Z, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04E00400, 0xFFE0FC00, .SVE, {is_64=true} }, { .SVE_SUB_Z, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04600400, 0xFFE0FC00, .SVE, {} }, + { .SVE_SUB_Z, {.Z_REG_B,.Z_REG_B,.Z_REG_B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04200400, 0xFFE0FC00, .SVE, {} }, { .SVE_SUB_Z, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04A00400, 0xFFE0FC00, .SVE, {} }, { .SVE_SQADD_Z, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04601000, 0xFFE0FC00, .SVE, {} }, + { .SVE_SQADD_Z, {.Z_REG_B,.Z_REG_B,.Z_REG_B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04201000, 0xFFE0FC00, .SVE, {} }, { .SVE_SQADD_Z, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04A01000, 0xFFE0FC00, .SVE, {} }, { .SVE_SQADD_Z, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04E01000, 0xFFE0FC00, .SVE, {is_64=true} }, - { .SVE_SQADD_Z, {.Z_REG_B,.Z_REG_B,.Z_REG_B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04201000, 0xFFE0FC00, .SVE, {} }, - { .SVE_UQADD_Z, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04A01400, 0xFFE0FC00, .SVE, {} }, - { .SVE_UQADD_Z, {.Z_REG_B,.Z_REG_B,.Z_REG_B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04201400, 0xFFE0FC00, .SVE, {} }, { .SVE_UQADD_Z, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04601400, 0xFFE0FC00, .SVE, {} }, + { .SVE_UQADD_Z, {.Z_REG_B,.Z_REG_B,.Z_REG_B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04201400, 0xFFE0FC00, .SVE, {} }, { .SVE_UQADD_Z, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04E01400, 0xFFE0FC00, .SVE, {is_64=true} }, - { .SVE_SQSUB_Z, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04E01800, 0xFFE0FC00, .SVE, {is_64=true} }, - { .SVE_SQSUB_Z, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04601800, 0xFFE0FC00, .SVE, {} }, - { .SVE_SQSUB_Z, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04A01800, 0xFFE0FC00, .SVE, {} }, + { .SVE_UQADD_Z, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04A01400, 0xFFE0FC00, .SVE, {} }, { .SVE_SQSUB_Z, {.Z_REG_B,.Z_REG_B,.Z_REG_B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04201800, 0xFFE0FC00, .SVE, {} }, - { .SVE_UQSUB_Z, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04601C00, 0xFFE0FC00, .SVE, {} }, + { .SVE_SQSUB_Z, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04E01800, 0xFFE0FC00, .SVE, {is_64=true} }, + { .SVE_SQSUB_Z, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04A01800, 0xFFE0FC00, .SVE, {} }, + { .SVE_SQSUB_Z, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04601800, 0xFFE0FC00, .SVE, {} }, { .SVE_UQSUB_Z, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04E01C00, 0xFFE0FC00, .SVE, {is_64=true} }, - { .SVE_UQSUB_Z, {.Z_REG_B,.Z_REG_B,.Z_REG_B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04201C00, 0xFFE0FC00, .SVE, {} }, { .SVE_UQSUB_Z, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04A01C00, 0xFFE0FC00, .SVE, {} }, + { .SVE_UQSUB_Z, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04601C00, 0xFFE0FC00, .SVE, {} }, + { .SVE_UQSUB_Z, {.Z_REG_B,.Z_REG_B,.Z_REG_B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x04201C00, 0xFFE0FC00, .SVE, {} }, { .SVE_FADD_Z, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x65400000, 0xFFE0FC00, .SVE, {} }, - { .SVE_FADD_Z, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x65800000, 0xFFE0FC00, .SVE, {} }, { .SVE_FADD_Z, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x65C00000, 0xFFE0FC00, .SVE, {is_64=true} }, + { .SVE_FADD_Z, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x65800000, 0xFFE0FC00, .SVE, {} }, { .SVE_FSUB_Z, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x65800400, 0xFFE0FC00, .SVE, {} }, { .SVE_FSUB_Z, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x65400400, 0xFFE0FC00, .SVE, {} }, { .SVE_FSUB_Z, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x65C00400, 0xFFE0FC00, .SVE, {is_64=true} }, - { .SVE_FMUL_Z, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x65400800, 0xFFE0FC00, .SVE, {} }, - { .SVE_FMUL_Z, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x65C00800, 0xFFE0FC00, .SVE, {is_64=true} }, { .SVE_FMUL_Z, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x65800800, 0xFFE0FC00, .SVE, {} }, - { .SVE_FRECPS, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x65401800, 0xFFE0FC00, .SVE, {} }, - { .SVE_FRECPS, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x65C01800, 0xFFE0FC00, .SVE, {is_64=true} }, + { .SVE_FMUL_Z, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x65C00800, 0xFFE0FC00, .SVE, {is_64=true} }, + { .SVE_FMUL_Z, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x65400800, 0xFFE0FC00, .SVE, {} }, { .SVE_FRECPS, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x65801800, 0xFFE0FC00, .SVE, {} }, - { .SVE_FRSQRTS, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x65C01C00, 0xFFE0FC00, .SVE, {is_64=true} }, + { .SVE_FRECPS, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x65C01800, 0xFFE0FC00, .SVE, {is_64=true} }, + { .SVE_FRECPS, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x65401800, 0xFFE0FC00, .SVE, {} }, { .SVE_FRSQRTS, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x65401C00, 0xFFE0FC00, .SVE, {} }, { .SVE_FRSQRTS, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x65801C00, 0xFFE0FC00, .SVE, {} }, + { .SVE_FRSQRTS, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x65C01C00, 0xFFE0FC00, .SVE, {is_64=true} }, { .SVE_FTSMUL, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x65C00C00, 0xFFE0FC00, .SVE, {is_64=true} }, { .SVE_FTSMUL, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x65400C00, 0xFFE0FC00, .SVE, {} }, { .SVE_FTSMUL, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x65800C00, 0xFFE0FC00, .SVE, {} }, - { .SVE_TBL, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05E03000, 0xFFE0FC00, .SVE, {is_64=true} }, { .SVE_TBL, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05A03000, 0xFFE0FC00, .SVE, {} }, { .SVE_TBL, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05603000, 0xFFE0FC00, .SVE, {} }, { .SVE_TBL, {.Z_REG_B,.Z_REG_B,.Z_REG_B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05203000, 0xFFE0FC00, .SVE, {} }, + { .SVE_TBL, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05E03000, 0xFFE0FC00, .SVE, {is_64=true} }, { .SVE_ZIP1_Z, {.Z_REG_B,.Z_REG_B,.Z_REG_B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05206000, 0xFFE0FC00, .SVE, {} }, - { .SVE_ZIP1_Z, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05A06000, 0xFFE0FC00, .SVE, {} }, { .SVE_ZIP1_Z, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05606000, 0xFFE0FC00, .SVE, {} }, + { .SVE_ZIP1_Z, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05A06000, 0xFFE0FC00, .SVE, {} }, { .SVE_ZIP1_Z, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05E06000, 0xFFE0FC00, .SVE, {is_64=true} }, - { .SVE_ZIP2_Z, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05A06400, 0xFFE0FC00, .SVE, {} }, - { .SVE_ZIP2_Z, {.Z_REG_B,.Z_REG_B,.Z_REG_B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05206400, 0xFFE0FC00, .SVE, {} }, - { .SVE_ZIP2_Z, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05E06400, 0xFFE0FC00, .SVE, {is_64=true} }, { .SVE_ZIP2_Z, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05606400, 0xFFE0FC00, .SVE, {} }, - { .SVE_UZP1_Z, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05E06800, 0xFFE0FC00, .SVE, {is_64=true} }, - { .SVE_UZP1_Z, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05606800, 0xFFE0FC00, .SVE, {} }, + { .SVE_ZIP2_Z, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05E06400, 0xFFE0FC00, .SVE, {is_64=true} }, + { .SVE_ZIP2_Z, {.Z_REG_B,.Z_REG_B,.Z_REG_B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05206400, 0xFFE0FC00, .SVE, {} }, + { .SVE_ZIP2_Z, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05A06400, 0xFFE0FC00, .SVE, {} }, { .SVE_UZP1_Z, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05A06800, 0xFFE0FC00, .SVE, {} }, + { .SVE_UZP1_Z, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05E06800, 0xFFE0FC00, .SVE, {is_64=true} }, { .SVE_UZP1_Z, {.Z_REG_B,.Z_REG_B,.Z_REG_B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05206800, 0xFFE0FC00, .SVE, {} }, - { .SVE_UZP2_Z, {.Z_REG_B,.Z_REG_B,.Z_REG_B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05206C00, 0xFFE0FC00, .SVE, {} }, + { .SVE_UZP1_Z, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05606800, 0xFFE0FC00, .SVE, {} }, { .SVE_UZP2_Z, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05606C00, 0xFFE0FC00, .SVE, {} }, - { .SVE_UZP2_Z, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05A06C00, 0xFFE0FC00, .SVE, {} }, { .SVE_UZP2_Z, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05E06C00, 0xFFE0FC00, .SVE, {is_64=true} }, - { .SVE_TRN1_Z, {.Z_REG_B,.Z_REG_B,.Z_REG_B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05207000, 0xFFE0FC00, .SVE, {} }, - { .SVE_TRN1_Z, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05A07000, 0xFFE0FC00, .SVE, {} }, + { .SVE_UZP2_Z, {.Z_REG_B,.Z_REG_B,.Z_REG_B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05206C00, 0xFFE0FC00, .SVE, {} }, + { .SVE_UZP2_Z, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05A06C00, 0xFFE0FC00, .SVE, {} }, { .SVE_TRN1_Z, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05607000, 0xFFE0FC00, .SVE, {} }, { .SVE_TRN1_Z, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05E07000, 0xFFE0FC00, .SVE, {is_64=true} }, - { .SVE_TRN2_Z, {.Z_REG_B,.Z_REG_B,.Z_REG_B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05207400, 0xFFE0FC00, .SVE, {} }, - { .SVE_TRN2_Z, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05E07400, 0xFFE0FC00, .SVE, {is_64=true} }, + { .SVE_TRN1_Z, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05A07000, 0xFFE0FC00, .SVE, {} }, + { .SVE_TRN1_Z, {.Z_REG_B,.Z_REG_B,.Z_REG_B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05207000, 0xFFE0FC00, .SVE, {} }, { .SVE_TRN2_Z, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05A07400, 0xFFE0FC00, .SVE, {} }, { .SVE_TRN2_Z, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05607400, 0xFFE0FC00, .SVE, {} }, + { .SVE_TRN2_Z, {.Z_REG_B,.Z_REG_B,.Z_REG_B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05207400, 0xFFE0FC00, .SVE, {} }, + { .SVE_TRN2_Z, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05E07400, 0xFFE0FC00, .SVE, {is_64=true} }, { .SVE_SQRDMLAH, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x44C07000, 0xFFE0FC00, .SVE2, {is_64=true} }, + { .SVE_SQRDMLAH, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x44407000, 0xFFE0FC00, .SVE2, {} }, { .SVE_SQRDMLAH, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x44807000, 0xFFE0FC00, .SVE2, {} }, { .SVE_SQRDMLAH, {.Z_REG_B,.Z_REG_B,.Z_REG_B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x44007000, 0xFFE0FC00, .SVE2, {} }, - { .SVE_SQRDMLAH, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x44407000, 0xFFE0FC00, .SVE2, {} }, + { .SVE_SQRDMLSH, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x44807400, 0xFFE0FC00, .SVE2, {} }, { .SVE_SQRDMLSH, {.Z_REG_B,.Z_REG_B,.Z_REG_B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x44007400, 0xFFE0FC00, .SVE2, {} }, { .SVE_SQRDMLSH, {.Z_REG_H,.Z_REG_H,.Z_REG_H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x44407400, 0xFFE0FC00, .SVE2, {} }, - { .SVE_SQRDMLSH, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x44807400, 0xFFE0FC00, .SVE2, {} }, { .SVE_SQRDMLSH, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x44C07400, 0xFFE0FC00, .SVE2, {is_64=true} }, { .SVE_ADCLB, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4540D000, 0xFFE0FC00, .SVE2, {is_64=true} }, { .SVE_ADCLB, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4500D000, 0xFFE0FC00, .SVE2, {} }, { .SVE_ADCLT, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4540D400, 0xFFE0FC00, .SVE2, {is_64=true} }, { .SVE_ADCLT, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4500D400, 0xFFE0FC00, .SVE2, {} }, - { .SVE_SBCLB, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x45C0D000, 0xFFE0FC00, .SVE2, {is_64=true} }, { .SVE_SBCLB, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4580D000, 0xFFE0FC00, .SVE2, {} }, + { .SVE_SBCLB, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x45C0D000, 0xFFE0FC00, .SVE2, {is_64=true} }, { .SVE_SBCLT, {.Z_REG_S,.Z_REG_S,.Z_REG_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4580D400, 0xFFE0FC00, .SVE2, {} }, { .SVE_SBCLT, {.Z_REG_D,.Z_REG_D,.Z_REG_D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x45C0D400, 0xFFE0FC00, .SVE2, {is_64=true} }, { .SVE_TBL2, {.Z_REG_B,.Z_REG_B,.Z_REG_B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x05202800, 0xFFE0FC00, .SVE2, {} }, @@ -250,161 +250,161 @@ DECODE_ENTRIES := [1448]lib.Decode_Entry{ { .SVE_CMPNE, {.P_REG,.P_REG_ZERO,.Z_REG_B,.Z_REG_B}, {.PD,.PG,.VN,.VM}, 0x2400A010, 0xFFE0E010, .SVE, {sets_flags=true} }, { .SVE_CMPNE, {.P_REG,.P_REG_ZERO,.Z_REG_H,.Z_REG_H}, {.PD,.PG,.VN,.VM}, 0x2440A010, 0xFFE0E010, .SVE, {sets_flags=true} }, { .SVE_CMPNE, {.P_REG,.P_REG_ZERO,.Z_REG_S,.Z_REG_S}, {.PD,.PG,.VN,.VM}, 0x2480A010, 0xFFE0E010, .SVE, {sets_flags=true} }, + { .SVE_CMPGE, {.P_REG,.P_REG_ZERO,.Z_REG_S,.Z_REG_S}, {.PD,.PG,.VN,.VM}, 0x24808000, 0xFFE0E010, .SVE, {sets_flags=true} }, { .SVE_CMPGE, {.P_REG,.P_REG_ZERO,.Z_REG_H,.Z_REG_H}, {.PD,.PG,.VN,.VM}, 0x24408000, 0xFFE0E010, .SVE, {sets_flags=true} }, { .SVE_CMPGE, {.P_REG,.P_REG_ZERO,.Z_REG_D,.Z_REG_D}, {.PD,.PG,.VN,.VM}, 0x24C08000, 0xFFE0E010, .SVE, {sets_flags=true, is_64=true} }, - { .SVE_CMPGE, {.P_REG,.P_REG_ZERO,.Z_REG_S,.Z_REG_S}, {.PD,.PG,.VN,.VM}, 0x24808000, 0xFFE0E010, .SVE, {sets_flags=true} }, { .SVE_CMPGE, {.P_REG,.P_REG_ZERO,.Z_REG_B,.Z_REG_B}, {.PD,.PG,.VN,.VM}, 0x24008000, 0xFFE0E010, .SVE, {sets_flags=true} }, + { .SVE_CMPGT, {.P_REG,.P_REG_ZERO,.Z_REG_B,.Z_REG_B}, {.PD,.PG,.VN,.VM}, 0x24008010, 0xFFE0E010, .SVE, {sets_flags=true} }, { .SVE_CMPGT, {.P_REG,.P_REG_ZERO,.Z_REG_S,.Z_REG_S}, {.PD,.PG,.VN,.VM}, 0x24808010, 0xFFE0E010, .SVE, {sets_flags=true} }, { .SVE_CMPGT, {.P_REG,.P_REG_ZERO,.Z_REG_D,.Z_REG_D}, {.PD,.PG,.VN,.VM}, 0x24C08010, 0xFFE0E010, .SVE, {sets_flags=true, is_64=true} }, { .SVE_CMPGT, {.P_REG,.P_REG_ZERO,.Z_REG_H,.Z_REG_H}, {.PD,.PG,.VN,.VM}, 0x24408010, 0xFFE0E010, .SVE, {sets_flags=true} }, - { .SVE_CMPGT, {.P_REG,.P_REG_ZERO,.Z_REG_B,.Z_REG_B}, {.PD,.PG,.VN,.VM}, 0x24008010, 0xFFE0E010, .SVE, {sets_flags=true} }, - { .SVE_CMPHI, {.P_REG,.P_REG_ZERO,.Z_REG_S,.Z_REG_S}, {.PD,.PG,.VN,.VM}, 0x24800010, 0xFFE0E010, .SVE, {sets_flags=true} }, - { .SVE_CMPHI, {.P_REG,.P_REG_ZERO,.Z_REG_B,.Z_REG_B}, {.PD,.PG,.VN,.VM}, 0x24000010, 0xFFE0E010, .SVE, {sets_flags=true} }, - { .SVE_CMPHI, {.P_REG,.P_REG_ZERO,.Z_REG_D,.Z_REG_D}, {.PD,.PG,.VN,.VM}, 0x24C00010, 0xFFE0E010, .SVE, {sets_flags=true, is_64=true} }, { .SVE_CMPHI, {.P_REG,.P_REG_ZERO,.Z_REG_H,.Z_REG_H}, {.PD,.PG,.VN,.VM}, 0x24400010, 0xFFE0E010, .SVE, {sets_flags=true} }, + { .SVE_CMPHI, {.P_REG,.P_REG_ZERO,.Z_REG_B,.Z_REG_B}, {.PD,.PG,.VN,.VM}, 0x24000010, 0xFFE0E010, .SVE, {sets_flags=true} }, + { .SVE_CMPHI, {.P_REG,.P_REG_ZERO,.Z_REG_S,.Z_REG_S}, {.PD,.PG,.VN,.VM}, 0x24800010, 0xFFE0E010, .SVE, {sets_flags=true} }, + { .SVE_CMPHI, {.P_REG,.P_REG_ZERO,.Z_REG_D,.Z_REG_D}, {.PD,.PG,.VN,.VM}, 0x24C00010, 0xFFE0E010, .SVE, {sets_flags=true, is_64=true} }, { .SVE_CMPHS, {.P_REG,.P_REG_ZERO,.Z_REG_B,.Z_REG_B}, {.PD,.PG,.VN,.VM}, 0x24000000, 0xFFE0E010, .SVE, {sets_flags=true} }, { .SVE_CMPHS, {.P_REG,.P_REG_ZERO,.Z_REG_D,.Z_REG_D}, {.PD,.PG,.VN,.VM}, 0x24C00000, 0xFFE0E010, .SVE, {sets_flags=true, is_64=true} }, - { .SVE_CMPHS, {.P_REG,.P_REG_ZERO,.Z_REG_H,.Z_REG_H}, {.PD,.PG,.VN,.VM}, 0x24400000, 0xFFE0E010, .SVE, {sets_flags=true} }, { .SVE_CMPHS, {.P_REG,.P_REG_ZERO,.Z_REG_S,.Z_REG_S}, {.PD,.PG,.VN,.VM}, 0x24800000, 0xFFE0E010, .SVE, {sets_flags=true} }, + { .SVE_CMPHS, {.P_REG,.P_REG_ZERO,.Z_REG_H,.Z_REG_H}, {.PD,.PG,.VN,.VM}, 0x24400000, 0xFFE0E010, .SVE, {sets_flags=true} }, { .SVE_LDR_P, {.P_REG,.MEM,.NONE,.NONE}, {.PD,.SVE_OFFSET_BASE_SI,.NONE,.NONE}, 0x85800000, 0xFFE0E010, .SVE, {} }, { .SVE_STR_P, {.P_REG,.MEM,.NONE,.NONE}, {.PD,.SVE_OFFSET_BASE_SI,.NONE,.NONE}, 0xE5800000, 0xFFE0E010, .SVE, {} }, { .SVE_MATCH, {.P_REG,.P_REG_ZERO,.Z_REG_B,.Z_REG_B}, {.PD,.PG,.VN,.VM}, 0x45208000, 0xFFE0E010, .SVE2, {sets_flags=true} }, { .SVE_MATCH, {.P_REG,.P_REG_ZERO,.Z_REG_H,.Z_REG_H}, {.PD,.PG,.VN,.VM}, 0x45608000, 0xFFE0E010, .SVE2, {sets_flags=true} }, - { .SVE_NMATCH, {.P_REG,.P_REG_ZERO,.Z_REG_H,.Z_REG_H}, {.PD,.PG,.VN,.VM}, 0x45608010, 0xFFE0E010, .SVE2, {sets_flags=true} }, { .SVE_NMATCH, {.P_REG,.P_REG_ZERO,.Z_REG_B,.Z_REG_B}, {.PD,.PG,.VN,.VM}, 0x45208010, 0xFFE0E010, .SVE2, {sets_flags=true} }, - { .SVE_ADD_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.Z_REG_B}, {.VD,.PG,.VD,.VM}, 0x04000000, 0xFFE0E000, .SVE, {} }, - { .SVE_ADD_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x04C00000, 0xFFE0E000, .SVE, {is_64=true} }, + { .SVE_NMATCH, {.P_REG,.P_REG_ZERO,.Z_REG_H,.Z_REG_H}, {.PD,.PG,.VN,.VM}, 0x45608010, 0xFFE0E010, .SVE2, {sets_flags=true} }, { .SVE_ADD_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x04400000, 0xFFE0E000, .SVE, {} }, + { .SVE_ADD_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x04C00000, 0xFFE0E000, .SVE, {is_64=true} }, + { .SVE_ADD_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.Z_REG_B}, {.VD,.PG,.VD,.VM}, 0x04000000, 0xFFE0E000, .SVE, {} }, { .SVE_ADD_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x04800000, 0xFFE0E000, .SVE, {} }, - { .SVE_SUB_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.Z_REG_B}, {.VD,.PG,.VD,.VM}, 0x04010000, 0xFFE0E000, .SVE, {} }, { .SVE_SUB_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x04410000, 0xFFE0E000, .SVE, {} }, - { .SVE_SUB_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x04810000, 0xFFE0E000, .SVE, {} }, + { .SVE_SUB_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.Z_REG_B}, {.VD,.PG,.VD,.VM}, 0x04010000, 0xFFE0E000, .SVE, {} }, { .SVE_SUB_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x04C10000, 0xFFE0E000, .SVE, {is_64=true} }, - { .SVE_SUBR_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x04C30000, 0xFFE0E000, .SVE, {is_64=true} }, + { .SVE_SUB_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x04810000, 0xFFE0E000, .SVE, {} }, { .SVE_SUBR_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.Z_REG_B}, {.VD,.PG,.VD,.VM}, 0x04030000, 0xFFE0E000, .SVE, {} }, - { .SVE_SUBR_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x04830000, 0xFFE0E000, .SVE, {} }, { .SVE_SUBR_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x04430000, 0xFFE0E000, .SVE, {} }, - { .SVE_MUL_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x04500000, 0xFFE0E000, .SVE, {} }, - { .SVE_MUL_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x04900000, 0xFFE0E000, .SVE, {} }, + { .SVE_SUBR_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x04C30000, 0xFFE0E000, .SVE, {is_64=true} }, + { .SVE_SUBR_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x04830000, 0xFFE0E000, .SVE, {} }, { .SVE_MUL_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x04D00000, 0xFFE0E000, .SVE, {is_64=true} }, + { .SVE_MUL_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x04900000, 0xFFE0E000, .SVE, {} }, { .SVE_MUL_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.Z_REG_B}, {.VD,.PG,.VD,.VM}, 0x04100000, 0xFFE0E000, .SVE, {} }, - { .SVE_SMULH_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x04D20000, 0xFFE0E000, .SVE, {is_64=true} }, + { .SVE_MUL_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x04500000, 0xFFE0E000, .SVE, {} }, { .SVE_SMULH_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.Z_REG_B}, {.VD,.PG,.VD,.VM}, 0x04120000, 0xFFE0E000, .SVE, {} }, + { .SVE_SMULH_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x04D20000, 0xFFE0E000, .SVE, {is_64=true} }, { .SVE_SMULH_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x04520000, 0xFFE0E000, .SVE, {} }, { .SVE_SMULH_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x04920000, 0xFFE0E000, .SVE, {} }, - { .SVE_UMULH_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x04930000, 0xFFE0E000, .SVE, {} }, { .SVE_UMULH_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x04D30000, 0xFFE0E000, .SVE, {is_64=true} }, + { .SVE_UMULH_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x04930000, 0xFFE0E000, .SVE, {} }, { .SVE_UMULH_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.Z_REG_B}, {.VD,.PG,.VD,.VM}, 0x04130000, 0xFFE0E000, .SVE, {} }, { .SVE_UMULH_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x04530000, 0xFFE0E000, .SVE, {} }, { .SVE_SDIV_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x04D40000, 0xFFE0E000, .SVE, {is_64=true} }, { .SVE_SDIV_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x04940000, 0xFFE0E000, .SVE, {} }, - { .SVE_UDIV_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x04D50000, 0xFFE0E000, .SVE, {is_64=true} }, { .SVE_UDIV_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x04950000, 0xFFE0E000, .SVE, {} }, + { .SVE_UDIV_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x04D50000, 0xFFE0E000, .SVE, {is_64=true} }, + { .SVE_SMAX_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.Z_REG_B}, {.VD,.PG,.VD,.VM}, 0x04080000, 0xFFE0E000, .SVE, {} }, { .SVE_SMAX_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x04480000, 0xFFE0E000, .SVE, {} }, { .SVE_SMAX_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x04C80000, 0xFFE0E000, .SVE, {is_64=true} }, { .SVE_SMAX_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x04880000, 0xFFE0E000, .SVE, {} }, - { .SVE_SMAX_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.Z_REG_B}, {.VD,.PG,.VD,.VM}, 0x04080000, 0xFFE0E000, .SVE, {} }, { .SVE_UMAX_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x04890000, 0xFFE0E000, .SVE, {} }, { .SVE_UMAX_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x04C90000, 0xFFE0E000, .SVE, {is_64=true} }, { .SVE_UMAX_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x04490000, 0xFFE0E000, .SVE, {} }, { .SVE_UMAX_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.Z_REG_B}, {.VD,.PG,.VD,.VM}, 0x04090000, 0xFFE0E000, .SVE, {} }, - { .SVE_SMIN_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.Z_REG_B}, {.VD,.PG,.VD,.VM}, 0x040A0000, 0xFFE0E000, .SVE, {} }, - { .SVE_SMIN_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x044A0000, 0xFFE0E000, .SVE, {} }, { .SVE_SMIN_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x04CA0000, 0xFFE0E000, .SVE, {is_64=true} }, { .SVE_SMIN_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x048A0000, 0xFFE0E000, .SVE, {} }, - { .SVE_UMIN_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x048B0000, 0xFFE0E000, .SVE, {} }, - { .SVE_UMIN_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x04CB0000, 0xFFE0E000, .SVE, {is_64=true} }, + { .SVE_SMIN_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x044A0000, 0xFFE0E000, .SVE, {} }, + { .SVE_SMIN_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.Z_REG_B}, {.VD,.PG,.VD,.VM}, 0x040A0000, 0xFFE0E000, .SVE, {} }, { .SVE_UMIN_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x044B0000, 0xFFE0E000, .SVE, {} }, { .SVE_UMIN_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.Z_REG_B}, {.VD,.PG,.VD,.VM}, 0x040B0000, 0xFFE0E000, .SVE, {} }, - { .SVE_SABD_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x048C0000, 0xFFE0E000, .SVE, {} }, - { .SVE_SABD_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x044C0000, 0xFFE0E000, .SVE, {} }, - { .SVE_SABD_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.Z_REG_B}, {.VD,.PG,.VD,.VM}, 0x040C0000, 0xFFE0E000, .SVE, {} }, + { .SVE_UMIN_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x04CB0000, 0xFFE0E000, .SVE, {is_64=true} }, + { .SVE_UMIN_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x048B0000, 0xFFE0E000, .SVE, {} }, { .SVE_SABD_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x04CC0000, 0xFFE0E000, .SVE, {is_64=true} }, + { .SVE_SABD_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.Z_REG_B}, {.VD,.PG,.VD,.VM}, 0x040C0000, 0xFFE0E000, .SVE, {} }, + { .SVE_SABD_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x044C0000, 0xFFE0E000, .SVE, {} }, + { .SVE_SABD_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x048C0000, 0xFFE0E000, .SVE, {} }, + { .SVE_UABD_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x044D0000, 0xFFE0E000, .SVE, {} }, { .SVE_UABD_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x048D0000, 0xFFE0E000, .SVE, {} }, { .SVE_UABD_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.Z_REG_B}, {.VD,.PG,.VD,.VM}, 0x040D0000, 0xFFE0E000, .SVE, {} }, { .SVE_UABD_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x04CD0000, 0xFFE0E000, .SVE, {is_64=true} }, - { .SVE_UABD_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x044D0000, 0xFFE0E000, .SVE, {} }, { .SVE_ASR_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x04508000, 0xFFE0E000, .SVE, {} }, { .SVE_ASR_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x04D08000, 0xFFE0E000, .SVE, {is_64=true} }, - { .SVE_ASR_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.Z_REG_B}, {.VD,.PG,.VD,.VM}, 0x04108000, 0xFFE0E000, .SVE, {} }, { .SVE_ASR_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x04908000, 0xFFE0E000, .SVE, {} }, - { .SVE_LSL_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.Z_REG_B}, {.VD,.PG,.VD,.VM}, 0x04138000, 0xFFE0E000, .SVE, {} }, + { .SVE_ASR_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.Z_REG_B}, {.VD,.PG,.VD,.VM}, 0x04108000, 0xFFE0E000, .SVE, {} }, + { .SVE_LSL_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x04938000, 0xFFE0E000, .SVE, {} }, { .SVE_LSL_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x04538000, 0xFFE0E000, .SVE, {} }, { .SVE_LSL_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x04D38000, 0xFFE0E000, .SVE, {is_64=true} }, - { .SVE_LSL_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x04938000, 0xFFE0E000, .SVE, {} }, + { .SVE_LSL_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.Z_REG_B}, {.VD,.PG,.VD,.VM}, 0x04138000, 0xFFE0E000, .SVE, {} }, { .SVE_LSR_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x04D18000, 0xFFE0E000, .SVE, {is_64=true} }, { .SVE_LSR_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x04918000, 0xFFE0E000, .SVE, {} }, { .SVE_LSR_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x04518000, 0xFFE0E000, .SVE, {} }, { .SVE_LSR_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.Z_REG_B}, {.VD,.PG,.VD,.VM}, 0x04118000, 0xFFE0E000, .SVE, {} }, - { .SVE_ABS_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.NONE}, {.VD,.PG,.VN,.NONE}, 0x04D6A000, 0xFFE0E000, .SVE, {is_64=true} }, { .SVE_ABS_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.NONE}, {.VD,.PG,.VN,.NONE}, 0x0456A000, 0xFFE0E000, .SVE, {} }, { .SVE_ABS_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.NONE}, {.VD,.PG,.VN,.NONE}, 0x0496A000, 0xFFE0E000, .SVE, {} }, + { .SVE_ABS_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.NONE}, {.VD,.PG,.VN,.NONE}, 0x04D6A000, 0xFFE0E000, .SVE, {is_64=true} }, { .SVE_ABS_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.NONE}, {.VD,.PG,.VN,.NONE}, 0x0416A000, 0xFFE0E000, .SVE, {} }, { .SVE_NEG_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.NONE}, {.VD,.PG,.VN,.NONE}, 0x0457A000, 0xFFE0E000, .SVE, {} }, - { .SVE_NEG_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.NONE}, {.VD,.PG,.VN,.NONE}, 0x04D7A000, 0xFFE0E000, .SVE, {is_64=true} }, { .SVE_NEG_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.NONE}, {.VD,.PG,.VN,.NONE}, 0x0497A000, 0xFFE0E000, .SVE, {} }, { .SVE_NEG_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.NONE}, {.VD,.PG,.VN,.NONE}, 0x0417A000, 0xFFE0E000, .SVE, {} }, - { .SVE_CLS_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.NONE}, {.VD,.PG,.VN,.NONE}, 0x0458A000, 0xFFE0E000, .SVE, {} }, - { .SVE_CLS_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.NONE}, {.VD,.PG,.VN,.NONE}, 0x0498A000, 0xFFE0E000, .SVE, {} }, - { .SVE_CLS_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.NONE}, {.VD,.PG,.VN,.NONE}, 0x04D8A000, 0xFFE0E000, .SVE, {is_64=true} }, + { .SVE_NEG_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.NONE}, {.VD,.PG,.VN,.NONE}, 0x04D7A000, 0xFFE0E000, .SVE, {is_64=true} }, { .SVE_CLS_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.NONE}, {.VD,.PG,.VN,.NONE}, 0x0418A000, 0xFFE0E000, .SVE, {} }, + { .SVE_CLS_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.NONE}, {.VD,.PG,.VN,.NONE}, 0x0458A000, 0xFFE0E000, .SVE, {} }, + { .SVE_CLS_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.NONE}, {.VD,.PG,.VN,.NONE}, 0x04D8A000, 0xFFE0E000, .SVE, {is_64=true} }, + { .SVE_CLS_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.NONE}, {.VD,.PG,.VN,.NONE}, 0x0498A000, 0xFFE0E000, .SVE, {} }, + { .SVE_CLZ_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.NONE}, {.VD,.PG,.VN,.NONE}, 0x0459A000, 0xFFE0E000, .SVE, {} }, + { .SVE_CLZ_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.NONE}, {.VD,.PG,.VN,.NONE}, 0x0419A000, 0xFFE0E000, .SVE, {} }, { .SVE_CLZ_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.NONE}, {.VD,.PG,.VN,.NONE}, 0x0499A000, 0xFFE0E000, .SVE, {} }, { .SVE_CLZ_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.NONE}, {.VD,.PG,.VN,.NONE}, 0x04D9A000, 0xFFE0E000, .SVE, {is_64=true} }, - { .SVE_CLZ_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.NONE}, {.VD,.PG,.VN,.NONE}, 0x0419A000, 0xFFE0E000, .SVE, {} }, - { .SVE_CLZ_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.NONE}, {.VD,.PG,.VN,.NONE}, 0x0459A000, 0xFFE0E000, .SVE, {} }, - { .SVE_CNT_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.NONE}, {.VD,.PG,.VN,.NONE}, 0x045AA000, 0xFFE0E000, .SVE, {} }, - { .SVE_CNT_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.NONE}, {.VD,.PG,.VN,.NONE}, 0x041AA000, 0xFFE0E000, .SVE, {} }, { .SVE_CNT_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.NONE}, {.VD,.PG,.VN,.NONE}, 0x04DAA000, 0xFFE0E000, .SVE, {is_64=true} }, + { .SVE_CNT_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.NONE}, {.VD,.PG,.VN,.NONE}, 0x045AA000, 0xFFE0E000, .SVE, {} }, { .SVE_CNT_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.NONE}, {.VD,.PG,.VN,.NONE}, 0x049AA000, 0xFFE0E000, .SVE, {} }, - { .SVE_FADD_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x65408000, 0xFFE0E000, .SVE, {} }, + { .SVE_CNT_PRED, {.Z_REG_B,.P_REG_MERGE,.Z_REG_B,.NONE}, {.VD,.PG,.VN,.NONE}, 0x041AA000, 0xFFE0E000, .SVE, {} }, { .SVE_FADD_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x65808000, 0xFFE0E000, .SVE, {} }, { .SVE_FADD_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x65C08000, 0xFFE0E000, .SVE, {is_64=true} }, + { .SVE_FADD_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x65408000, 0xFFE0E000, .SVE, {} }, { .SVE_FSUB_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x65418000, 0xFFE0E000, .SVE, {} }, - { .SVE_FSUB_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x65C18000, 0xFFE0E000, .SVE, {is_64=true} }, { .SVE_FSUB_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x65818000, 0xFFE0E000, .SVE, {} }, - { .SVE_FMUL_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x65828000, 0xFFE0E000, .SVE, {} }, + { .SVE_FSUB_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x65C18000, 0xFFE0E000, .SVE, {is_64=true} }, { .SVE_FMUL_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x65428000, 0xFFE0E000, .SVE, {} }, { .SVE_FMUL_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x65C28000, 0xFFE0E000, .SVE, {is_64=true} }, + { .SVE_FMUL_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x65828000, 0xFFE0E000, .SVE, {} }, { .SVE_FDIV_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x65CD8000, 0xFFE0E000, .SVE, {is_64=true} }, - { .SVE_FDIV_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x658D8000, 0xFFE0E000, .SVE, {} }, { .SVE_FDIV_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x654D8000, 0xFFE0E000, .SVE, {} }, - { .SVE_FMAX_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x65468000, 0xFFE0E000, .SVE, {} }, + { .SVE_FDIV_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x658D8000, 0xFFE0E000, .SVE, {} }, { .SVE_FMAX_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x65868000, 0xFFE0E000, .SVE, {} }, + { .SVE_FMAX_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x65468000, 0xFFE0E000, .SVE, {} }, { .SVE_FMAX_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x65C68000, 0xFFE0E000, .SVE, {is_64=true} }, - { .SVE_FMIN_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x65478000, 0xFFE0E000, .SVE, {} }, - { .SVE_FMIN_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x65878000, 0xFFE0E000, .SVE, {} }, { .SVE_FMIN_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x65C78000, 0xFFE0E000, .SVE, {is_64=true} }, + { .SVE_FMIN_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x65878000, 0xFFE0E000, .SVE, {} }, + { .SVE_FMIN_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x65478000, 0xFFE0E000, .SVE, {} }, { .SVE_FMAXNM_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x65448000, 0xFFE0E000, .SVE, {} }, - { .SVE_FMAXNM_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x65848000, 0xFFE0E000, .SVE, {} }, { .SVE_FMAXNM_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x65C48000, 0xFFE0E000, .SVE, {is_64=true} }, - { .SVE_FMINNM_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x65C58000, 0xFFE0E000, .SVE, {is_64=true} }, - { .SVE_FMINNM_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x65458000, 0xFFE0E000, .SVE, {} }, + { .SVE_FMAXNM_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x65848000, 0xFFE0E000, .SVE, {} }, { .SVE_FMINNM_PRED, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VD,.VM}, 0x65858000, 0xFFE0E000, .SVE, {} }, - { .SVE_FABS_Z, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.NONE}, {.VD,.PG,.VN,.NONE}, 0x045CA000, 0xFFE0E000, .SVE, {} }, + { .SVE_FMINNM_PRED, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VD,.VM}, 0x65458000, 0xFFE0E000, .SVE, {} }, + { .SVE_FMINNM_PRED, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VD,.VM}, 0x65C58000, 0xFFE0E000, .SVE, {is_64=true} }, { .SVE_FABS_Z, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.NONE}, {.VD,.PG,.VN,.NONE}, 0x04DCA000, 0xFFE0E000, .SVE, {is_64=true} }, + { .SVE_FABS_Z, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.NONE}, {.VD,.PG,.VN,.NONE}, 0x045CA000, 0xFFE0E000, .SVE, {} }, { .SVE_FABS_Z, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.NONE}, {.VD,.PG,.VN,.NONE}, 0x049CA000, 0xFFE0E000, .SVE, {} }, - { .SVE_FNEG_Z, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.NONE}, {.VD,.PG,.VN,.NONE}, 0x049DA000, 0xFFE0E000, .SVE, {} }, { .SVE_FNEG_Z, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.NONE}, {.VD,.PG,.VN,.NONE}, 0x045DA000, 0xFFE0E000, .SVE, {} }, + { .SVE_FNEG_Z, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.NONE}, {.VD,.PG,.VN,.NONE}, 0x049DA000, 0xFFE0E000, .SVE, {} }, { .SVE_FNEG_Z, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.NONE}, {.VD,.PG,.VN,.NONE}, 0x04DDA000, 0xFFE0E000, .SVE, {is_64=true} }, { .SVE_FSQRT_Z, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.NONE}, {.VD,.PG,.VN,.NONE}, 0x65CDA000, 0xFFE0E000, .SVE, {is_64=true} }, { .SVE_FSQRT_Z, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.NONE}, {.VD,.PG,.VN,.NONE}, 0x654DA000, 0xFFE0E000, .SVE, {} }, { .SVE_FSQRT_Z, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.NONE}, {.VD,.PG,.VN,.NONE}, 0x658DA000, 0xFFE0E000, .SVE, {} }, - { .SVE_FMLA, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VN,.VM}, 0x65E00000, 0xFFE0E000, .SVE, {is_64=true} }, { .SVE_FMLA, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VN,.VM}, 0x65600000, 0xFFE0E000, .SVE, {} }, { .SVE_FMLA, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VN,.VM}, 0x65A00000, 0xFFE0E000, .SVE, {} }, + { .SVE_FMLA, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VN,.VM}, 0x65E00000, 0xFFE0E000, .SVE, {is_64=true} }, { .SVE_FMLS, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VN,.VM}, 0x65E02000, 0xFFE0E000, .SVE, {is_64=true} }, { .SVE_FMLS, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VN,.VM}, 0x65A02000, 0xFFE0E000, .SVE, {} }, { .SVE_FMLS, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VN,.VM}, 0x65602000, 0xFFE0E000, .SVE, {} }, - { .SVE_FNMLA, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VN,.VM}, 0x65A04000, 0xFFE0E000, .SVE, {} }, { .SVE_FNMLA, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VN,.VM}, 0x65E04000, 0xFFE0E000, .SVE, {is_64=true} }, + { .SVE_FNMLA, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VN,.VM}, 0x65A04000, 0xFFE0E000, .SVE, {} }, { .SVE_FNMLA, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VN,.VM}, 0x65604000, 0xFFE0E000, .SVE, {} }, - { .SVE_FNMLS, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VN,.VM}, 0x65A06000, 0xFFE0E000, .SVE, {} }, { .SVE_FNMLS, {.Z_REG_D,.P_REG_MERGE,.Z_REG_D,.Z_REG_D}, {.VD,.PG,.VN,.VM}, 0x65E06000, 0xFFE0E000, .SVE, {is_64=true} }, + { .SVE_FNMLS, {.Z_REG_S,.P_REG_MERGE,.Z_REG_S,.Z_REG_S}, {.VD,.PG,.VN,.VM}, 0x65A06000, 0xFFE0E000, .SVE, {} }, { .SVE_FNMLS, {.Z_REG_H,.P_REG_MERGE,.Z_REG_H,.Z_REG_H}, {.VD,.PG,.VN,.VM}, 0x65606000, 0xFFE0E000, .SVE, {} }, - { .SVE_CMPEQ, {.P_REG,.P_REG_ZERO,.Z_REG_B,.Z_REG_B}, {.PD,.PG,.VN,.VM}, 0x2400A000, 0xFFE0E000, .SVE, {sets_flags=true} }, - { .SVE_CMPEQ, {.P_REG,.P_REG_ZERO,.Z_REG_D,.Z_REG_D}, {.PD,.PG,.VN,.VM}, 0x24C0A000, 0xFFE0E000, .SVE, {sets_flags=true, is_64=true} }, { .SVE_CMPEQ, {.P_REG,.P_REG_ZERO,.Z_REG_H,.Z_REG_H}, {.PD,.PG,.VN,.VM}, 0x2440A000, 0xFFE0E000, .SVE, {sets_flags=true} }, + { .SVE_CMPEQ, {.P_REG,.P_REG_ZERO,.Z_REG_B,.Z_REG_B}, {.PD,.PG,.VN,.VM}, 0x2400A000, 0xFFE0E000, .SVE, {sets_flags=true} }, { .SVE_CMPEQ, {.P_REG,.P_REG_ZERO,.Z_REG_S,.Z_REG_S}, {.PD,.PG,.VN,.VM}, 0x2480A000, 0xFFE0E000, .SVE, {sets_flags=true} }, + { .SVE_CMPEQ, {.P_REG,.P_REG_ZERO,.Z_REG_D,.Z_REG_D}, {.PD,.PG,.VN,.VM}, 0x24C0A000, 0xFFE0E000, .SVE, {sets_flags=true, is_64=true} }, { .SVE_LD1B, {.Z_REG_B,.P_REG_ZERO,.MEM,.NONE}, {.VD,.PG,.SVE_OFFSET_BASE_SS,.NONE}, 0xA4004000, 0xFFE0E000, .SVE, {} }, { .SVE_LD1H, {.Z_REG_H,.P_REG_ZERO,.MEM,.NONE}, {.VD,.PG,.SVE_OFFSET_BASE_SS,.NONE}, 0xA4A04000, 0xFFE0E000, .SVE, {} }, { .SVE_LD1W, {.Z_REG_S,.P_REG_ZERO,.MEM,.NONE}, {.VD,.PG,.SVE_OFFSET_BASE_SS,.NONE}, 0xA5404000, 0xFFE0E000, .SVE, {} }, @@ -551,12 +551,12 @@ DECODE_ENTRIES := [1448]lib.Decode_Entry{ { .NEG_SR, {.W_REG,.W_SHIFTED,.NONE,.NONE}, {.RD,.RM,.NONE,.NONE}, 0x4B0003E0, 0xFF2003E0, .BASE, {} }, { .NEGS, {.W_REG,.W_SHIFTED,.NONE,.NONE}, {.RD,.RM,.NONE,.NONE}, 0x6B0003E0, 0xFF2003E0, .BASE, {sets_flags=true} }, { .NEGS, {.X_REG,.X_SHIFTED,.NONE,.NONE}, {.RD,.RM,.NONE,.NONE}, 0xEB0003E0, 0xFF2003E0, .BASE, {sets_flags=true, is_64=true} }, - { .CMP_SR, {.X_REG,.X_SHIFTED,.NONE,.NONE}, {.RN,.RM,.NONE,.NONE}, 0xEB00001F, 0xFF20001F, .BASE, {sets_flags=true, is_64=true} }, { .CMP_SR, {.W_REG,.W_SHIFTED,.NONE,.NONE}, {.RN,.RM,.NONE,.NONE}, 0x6B00001F, 0xFF20001F, .BASE, {sets_flags=true} }, + { .CMP_SR, {.X_REG,.X_SHIFTED,.NONE,.NONE}, {.RN,.RM,.NONE,.NONE}, 0xEB00001F, 0xFF20001F, .BASE, {sets_flags=true, is_64=true} }, { .CMN_SR, {.X_REG,.X_SHIFTED,.NONE,.NONE}, {.RN,.RM,.NONE,.NONE}, 0xAB00001F, 0xFF20001F, .BASE, {sets_flags=true, is_64=true} }, { .CMN_SR, {.W_REG,.W_SHIFTED,.NONE,.NONE}, {.RN,.RM,.NONE,.NONE}, 0x2B00001F, 0xFF20001F, .BASE, {sets_flags=true} }, - { .TST_SR, {.X_REG,.X_SHIFTED,.NONE,.NONE}, {.RN,.RM,.NONE,.NONE}, 0xEA00001F, 0xFF20001F, .BASE, {sets_flags=true, is_64=true} }, { .TST_SR, {.W_REG,.W_SHIFTED,.NONE,.NONE}, {.RN,.RM,.NONE,.NONE}, 0x6A00001F, 0xFF20001F, .BASE, {sets_flags=true} }, + { .TST_SR, {.X_REG,.X_SHIFTED,.NONE,.NONE}, {.RN,.RM,.NONE,.NONE}, 0xEA00001F, 0xFF20001F, .BASE, {sets_flags=true, is_64=true} }, { .ADD_ER, {.XSP_REG,.XSP_REG,.X_EXTENDED,.NONE}, {.RD,.RN,.RM,.NONE}, 0x8B200000, 0xFFE00000, .BASE, {is_64=true} }, { .ADD_ER, {.WSP_REG,.WSP_REG,.W_EXTENDED,.NONE}, {.RD,.RN,.RM,.NONE}, 0x0B200000, 0xFFE00000, .BASE, {} }, { .ADDS_ER, {.W_REG,.WSP_REG,.W_EXTENDED,.NONE}, {.RD,.RN,.RM,.NONE}, 0x2B200000, 0xFFE00000, .BASE, {sets_flags=true} }, @@ -591,10 +591,10 @@ DECODE_ENTRIES := [1448]lib.Decode_Entry{ { .EON_SR, {.X_REG,.X_REG,.X_SHIFTED,.NONE}, {.RD,.RN,.RM,.NONE}, 0xCA200000, 0xFF200000, .BASE, {is_64=true} }, { .LD1, {.V_2D,.MEM,.NONE,.NONE}, {.VD,.OFFSET_BASE_A,.NONE,.NONE}, 0x4C407C00, 0xFFFFFC00, .NEON, {} }, { .ST1, {.V_2D,.MEM,.NONE,.NONE}, {.VD,.OFFSET_BASE_A,.NONE,.NONE}, 0x4C007C00, 0xFFFFFC00, .NEON, {} }, - { .LD1, {.V_8H,.MEM,.NONE,.NONE}, {.VD,.OFFSET_BASE_A,.NONE,.NONE}, 0x4C407400, 0xFFFFF400, .NEON, {} }, { .LD1, {.V_4S,.MEM,.NONE,.NONE}, {.VD,.OFFSET_BASE_A,.NONE,.NONE}, 0x4C407800, 0xFFFFF800, .NEON, {} }, - { .ST1, {.V_4S,.MEM,.NONE,.NONE}, {.VD,.OFFSET_BASE_A,.NONE,.NONE}, 0x4C007800, 0xFFFFF800, .NEON, {} }, + { .LD1, {.V_8H,.MEM,.NONE,.NONE}, {.VD,.OFFSET_BASE_A,.NONE,.NONE}, 0x4C407400, 0xFFFFF400, .NEON, {} }, { .ST1, {.V_8H,.MEM,.NONE,.NONE}, {.VD,.OFFSET_BASE_A,.NONE,.NONE}, 0x4C007400, 0xFFFFF400, .NEON, {} }, + { .ST1, {.V_4S,.MEM,.NONE,.NONE}, {.VD,.OFFSET_BASE_A,.NONE,.NONE}, 0x4C007800, 0xFFFFF800, .NEON, {} }, { .LD1, {.V_16B,.MEM,.NONE,.NONE}, {.VD,.OFFSET_BASE_A,.NONE,.NONE}, 0x4C407000, 0xFFFFF000, .NEON, {} }, { .ST1, {.V_16B,.MEM,.NONE,.NONE}, {.VD,.OFFSET_BASE_A,.NONE,.NONE}, 0x4C007000, 0xFFFFF000, .NEON, {} }, { .AESE, {.V_16B,.V_16B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x4E284800, 0xFFFFFC00, .CRYPTO, {} }, @@ -611,36 +611,36 @@ DECODE_ENTRIES := [1448]lib.Decode_Entry{ { .RBIT_V, {.V_8B,.V_8B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x2E605800, 0xFFFFFC00, .NEON, {} }, { .REV16_V, {.V_8B,.V_8B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x0E201800, 0xFFFFFC00, .NEON, {} }, { .REV16_V, {.V_16B,.V_16B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x4E201800, 0xFFFFFC00, .NEON, {} }, - { .REV32_V, {.V_8B,.V_8B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x2E200800, 0xFFFFFC00, .NEON, {} }, { .REV32_V, {.V_16B,.V_16B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x6E200800, 0xFFFFFC00, .NEON, {} }, { .REV32_V, {.V_8H,.V_8H,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x6E600800, 0xFFFFFC00, .NEON, {} }, { .REV32_V, {.V_4H,.V_4H,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x2E600800, 0xFFFFFC00, .NEON, {} }, - { .REV64, {.V_4S,.V_4S,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x4EA00800, 0xFFFFFC00, .NEON, {} }, - { .REV64, {.V_8B,.V_8B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x0E200800, 0xFFFFFC00, .NEON, {} }, + { .REV32_V, {.V_8B,.V_8B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x2E200800, 0xFFFFFC00, .NEON, {} }, { .REV64, {.V_2S,.V_2S,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x0EA00800, 0xFFFFFC00, .NEON, {} }, + { .REV64, {.V_8B,.V_8B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x0E200800, 0xFFFFFC00, .NEON, {} }, { .REV64, {.V_4H,.V_4H,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x0E600800, 0xFFFFFC00, .NEON, {} }, - { .REV64, {.V_16B,.V_16B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x4E200800, 0xFFFFFC00, .NEON, {} }, + { .REV64, {.V_4S,.V_4S,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x4EA00800, 0xFFFFFC00, .NEON, {} }, { .REV64, {.V_8H,.V_8H,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x4E600800, 0xFFFFFC00, .NEON, {} }, - { .CLS_V, {.V_16B,.V_16B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x4E204800, 0xFFFFFC00, .NEON, {} }, - { .CLS_V, {.V_8B,.V_8B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x0E204800, 0xFFFFFC00, .NEON, {} }, - { .CLS_V, {.V_8H,.V_8H,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x4E604800, 0xFFFFFC00, .NEON, {} }, - { .CLS_V, {.V_2S,.V_2S,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x0EA04800, 0xFFFFFC00, .NEON, {} }, + { .REV64, {.V_16B,.V_16B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x4E200800, 0xFFFFFC00, .NEON, {} }, { .CLS_V, {.V_4H,.V_4H,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x0E604800, 0xFFFFFC00, .NEON, {} }, { .CLS_V, {.V_4S,.V_4S,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x4EA04800, 0xFFFFFC00, .NEON, {} }, - { .CLZ_V, {.V_16B,.V_16B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x6E204800, 0xFFFFFC00, .NEON, {} }, - { .CLZ_V, {.V_2S,.V_2S,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x2EA04800, 0xFFFFFC00, .NEON, {} }, + { .CLS_V, {.V_16B,.V_16B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x4E204800, 0xFFFFFC00, .NEON, {} }, + { .CLS_V, {.V_2S,.V_2S,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x0EA04800, 0xFFFFFC00, .NEON, {} }, + { .CLS_V, {.V_8H,.V_8H,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x4E604800, 0xFFFFFC00, .NEON, {} }, + { .CLS_V, {.V_8B,.V_8B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x0E204800, 0xFFFFFC00, .NEON, {} }, { .CLZ_V, {.V_8B,.V_8B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x2E204800, 0xFFFFFC00, .NEON, {} }, - { .CLZ_V, {.V_8H,.V_8H,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x6E604800, 0xFFFFFC00, .NEON, {} }, - { .CLZ_V, {.V_4S,.V_4S,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x6EA04800, 0xFFFFFC00, .NEON, {} }, { .CLZ_V, {.V_4H,.V_4H,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x2E604800, 0xFFFFFC00, .NEON, {} }, + { .CLZ_V, {.V_2S,.V_2S,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x2EA04800, 0xFFFFFC00, .NEON, {} }, + { .CLZ_V, {.V_8H,.V_8H,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x6E604800, 0xFFFFFC00, .NEON, {} }, + { .CLZ_V, {.V_16B,.V_16B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x6E204800, 0xFFFFFC00, .NEON, {} }, + { .CLZ_V, {.V_4S,.V_4S,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x6EA04800, 0xFFFFFC00, .NEON, {} }, { .CNT, {.V_16B,.V_16B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x4E205800, 0xFFFFFC00, .NEON, {} }, { .CNT, {.V_8B,.V_8B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x0E205800, 0xFFFFFC00, .NEON, {} }, - { .URECPE_V, {.V_4S,.V_4S,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x4EA1C800, 0xFFFFFC00, .NEON, {} }, { .URECPE_V, {.V_2S,.V_2S,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x0EA1C800, 0xFFFFFC00, .NEON, {} }, + { .URECPE_V, {.V_4S,.V_4S,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x4EA1C800, 0xFFFFFC00, .NEON, {} }, { .URSQRTE_V, {.V_2S,.V_2S,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x2EA1C800, 0xFFFFFC00, .NEON, {} }, { .URSQRTE_V, {.V_4S,.V_4S,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x6EA1C800, 0xFFFFFC00, .NEON, {} }, - { .NOT_V_ALIAS, {.V_16B,.V_16B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x6E205800, 0xFFFFFC00, .NEON, {} }, { .NOT_V_ALIAS, {.V_8B,.V_8B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x2E205800, 0xFFFFFC00, .NEON, {} }, + { .NOT_V_ALIAS, {.V_16B,.V_16B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x6E205800, 0xFFFFFC00, .NEON, {} }, { .SHA512H, {.Q_REG,.Q_REG,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0xCE608000, 0xFFE0FC00, .CRYPTO, {} }, { .SHA512H2, {.Q_REG,.Q_REG,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0xCE608400, 0xFFE0FC00, .CRYPTO, {} }, { .SHA512SU1, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0xCE608800, 0xFFE0FC00, .CRYPTO, {} }, @@ -825,63 +825,135 @@ DECODE_ENTRIES := [1448]lib.Decode_Entry{ { .UMINP, {.V_8H,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E60AC00, 0xFFE0FC00, .NEON, {} }, { .UMINP, {.V_8B,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E20AC00, 0xFFE0FC00, .NEON, {} }, { .UMINP, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2EA0AC00, 0xFFE0FC00, .NEON, {} }, - { .SQDMULH, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0EA0B400, 0xFFE0FC00, .NEON, {} }, + { .SADDL, {.V_2D,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0EA00000, 0xFFE0FC00, .NEON, {} }, + { .SADDL, {.V_8H,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E200000, 0xFFE0FC00, .NEON, {} }, + { .SADDL, {.V_4S,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E600000, 0xFFE0FC00, .NEON, {} }, + { .SADDL2, {.V_2D,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EA00000, 0xFFE0FC00, .NEON, {} }, + { .SADDL2, {.V_8H,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E200000, 0xFFE0FC00, .NEON, {} }, + { .SADDL2, {.V_4S,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E600000, 0xFFE0FC00, .NEON, {} }, + { .UADDL, {.V_2D,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2EA00000, 0xFFE0FC00, .NEON, {} }, + { .UADDL, {.V_8H,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E200000, 0xFFE0FC00, .NEON, {} }, + { .UADDL, {.V_4S,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E600000, 0xFFE0FC00, .NEON, {} }, + { .UADDL2, {.V_2D,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EA00000, 0xFFE0FC00, .NEON, {} }, + { .UADDL2, {.V_4S,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E600000, 0xFFE0FC00, .NEON, {} }, + { .UADDL2, {.V_8H,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E200000, 0xFFE0FC00, .NEON, {} }, + { .SSUBL, {.V_8H,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E202000, 0xFFE0FC00, .NEON, {} }, + { .SSUBL, {.V_4S,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E602000, 0xFFE0FC00, .NEON, {} }, + { .SSUBL, {.V_2D,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0EA02000, 0xFFE0FC00, .NEON, {} }, + { .SSUBL2, {.V_2D,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EA02000, 0xFFE0FC00, .NEON, {} }, + { .SSUBL2, {.V_4S,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E602000, 0xFFE0FC00, .NEON, {} }, + { .SSUBL2, {.V_8H,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E202000, 0xFFE0FC00, .NEON, {} }, + { .USUBL, {.V_4S,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E602000, 0xFFE0FC00, .NEON, {} }, + { .USUBL, {.V_8H,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E202000, 0xFFE0FC00, .NEON, {} }, + { .USUBL, {.V_2D,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2EA02000, 0xFFE0FC00, .NEON, {} }, + { .USUBL2, {.V_4S,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E602000, 0xFFE0FC00, .NEON, {} }, + { .USUBL2, {.V_8H,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E202000, 0xFFE0FC00, .NEON, {} }, + { .USUBL2, {.V_2D,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EA02000, 0xFFE0FC00, .NEON, {} }, + { .SMULL_V, {.V_2D,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0EA0C000, 0xFFE0FC00, .NEON, {} }, + { .SMULL_V, {.V_4S,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E60C000, 0xFFE0FC00, .NEON, {} }, + { .SMULL_V, {.V_8H,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E20C000, 0xFFE0FC00, .NEON, {} }, + { .SMULL2_V, {.V_4S,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E60C000, 0xFFE0FC00, .NEON, {} }, + { .SMULL2_V, {.V_8H,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E20C000, 0xFFE0FC00, .NEON, {} }, + { .SMULL2_V, {.V_2D,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EA0C000, 0xFFE0FC00, .NEON, {} }, + { .UMULL_V, {.V_2D,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2EA0C000, 0xFFE0FC00, .NEON, {} }, + { .UMULL_V, {.V_4S,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E60C000, 0xFFE0FC00, .NEON, {} }, + { .UMULL_V, {.V_8H,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E20C000, 0xFFE0FC00, .NEON, {} }, + { .UMULL2_V, {.V_4S,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E60C000, 0xFFE0FC00, .NEON, {} }, + { .UMULL2_V, {.V_8H,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E20C000, 0xFFE0FC00, .NEON, {} }, + { .UMULL2_V, {.V_2D,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EA0C000, 0xFFE0FC00, .NEON, {} }, + { .SMLAL, {.V_4S,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E608000, 0xFFE0FC00, .NEON, {} }, + { .SMLAL, {.V_8H,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E208000, 0xFFE0FC00, .NEON, {} }, + { .SMLAL, {.V_2D,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0EA08000, 0xFFE0FC00, .NEON, {} }, + { .SMLAL2, {.V_2D,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EA08000, 0xFFE0FC00, .NEON, {} }, + { .SMLAL2, {.V_8H,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E208000, 0xFFE0FC00, .NEON, {} }, + { .SMLAL2, {.V_4S,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E608000, 0xFFE0FC00, .NEON, {} }, + { .UMLAL, {.V_2D,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2EA08000, 0xFFE0FC00, .NEON, {} }, + { .UMLAL, {.V_8H,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E208000, 0xFFE0FC00, .NEON, {} }, + { .UMLAL, {.V_4S,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E608000, 0xFFE0FC00, .NEON, {} }, + { .UMLAL2, {.V_2D,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EA08000, 0xFFE0FC00, .NEON, {} }, + { .UMLAL2, {.V_4S,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E608000, 0xFFE0FC00, .NEON, {} }, + { .UMLAL2, {.V_8H,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E208000, 0xFFE0FC00, .NEON, {} }, + { .SMLSL, {.V_2D,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0EA0A000, 0xFFE0FC00, .NEON, {} }, + { .SMLSL, {.V_8H,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E20A000, 0xFFE0FC00, .NEON, {} }, + { .SMLSL, {.V_4S,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E60A000, 0xFFE0FC00, .NEON, {} }, + { .SMLSL2, {.V_2D,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EA0A000, 0xFFE0FC00, .NEON, {} }, + { .SMLSL2, {.V_8H,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E20A000, 0xFFE0FC00, .NEON, {} }, + { .SMLSL2, {.V_4S,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E60A000, 0xFFE0FC00, .NEON, {} }, + { .UMLSL, {.V_8H,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E20A000, 0xFFE0FC00, .NEON, {} }, + { .UMLSL, {.V_4S,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E60A000, 0xFFE0FC00, .NEON, {} }, + { .UMLSL, {.V_2D,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2EA0A000, 0xFFE0FC00, .NEON, {} }, + { .UMLSL2, {.V_8H,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E20A000, 0xFFE0FC00, .NEON, {} }, + { .UMLSL2, {.V_2D,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EA0A000, 0xFFE0FC00, .NEON, {} }, + { .UMLSL2, {.V_4S,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E60A000, 0xFFE0FC00, .NEON, {} }, + { .SQDMULL, {.V_2D,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0EA0D000, 0xFFE0FC00, .NEON, {} }, + { .SQDMULL, {.V_4S,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E60D000, 0xFFE0FC00, .NEON, {} }, + { .SQDMULL2, {.V_2D,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EA0D000, 0xFFE0FC00, .NEON, {} }, + { .SQDMULL2, {.V_4S,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E60D000, 0xFFE0FC00, .NEON, {} }, + { .SQDMLAL, {.V_2D,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0EA09000, 0xFFE0FC00, .NEON, {} }, + { .SQDMLAL, {.V_4S,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E609000, 0xFFE0FC00, .NEON, {} }, + { .SQDMLAL2, {.V_4S,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E609000, 0xFFE0FC00, .NEON, {} }, + { .SQDMLAL2, {.V_2D,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EA09000, 0xFFE0FC00, .NEON, {} }, + { .SQDMLSL, {.V_2D,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0EA0B000, 0xFFE0FC00, .NEON, {} }, + { .SQDMLSL, {.V_4S,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E60B000, 0xFFE0FC00, .NEON, {} }, + { .SQDMLSL2, {.V_4S,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E60B000, 0xFFE0FC00, .NEON, {} }, + { .SQDMLSL2, {.V_2D,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EA0B000, 0xFFE0FC00, .NEON, {} }, + { .SQDMULH, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EA0B400, 0xFFE0FC00, .NEON, {} }, { .SQDMULH, {.V_4H,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E60B400, 0xFFE0FC00, .NEON, {} }, { .SQDMULH, {.V_8H,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E60B400, 0xFFE0FC00, .NEON, {} }, - { .SQDMULH, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EA0B400, 0xFFE0FC00, .NEON, {} }, + { .SQDMULH, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0EA0B400, 0xFFE0FC00, .NEON, {} }, { .SQRDMULH, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2EA0B400, 0xFFE0FC00, .NEON, {} }, + { .SQRDMULH, {.V_4H,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E60B400, 0xFFE0FC00, .NEON, {} }, { .SQRDMULH, {.V_8H,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E60B400, 0xFFE0FC00, .NEON, {} }, { .SQRDMULH, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EA0B400, 0xFFE0FC00, .NEON, {} }, - { .SQRDMULH, {.V_4H,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E60B400, 0xFFE0FC00, .NEON, {} }, - { .SDOT, {.V_2S,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E809400, 0xFFE0FC00, .DOT, {} }, { .SDOT, {.V_4S,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E809400, 0xFFE0FC00, .DOT, {} }, - { .UDOT, {.V_4S,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E809400, 0xFFE0FC00, .DOT, {} }, + { .SDOT, {.V_2S,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E809400, 0xFFE0FC00, .DOT, {} }, { .UDOT, {.V_2S,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E809400, 0xFFE0FC00, .DOT, {} }, - { .FADD_V, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E20D400, 0xFFE0FC00, .NEON, {} }, - { .FADD_V, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E20D400, 0xFFE0FC00, .NEON, {} }, + { .UDOT, {.V_4S,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E809400, 0xFFE0FC00, .DOT, {} }, { .FADD_V, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E60D400, 0xFFE0FC00, .NEON, {} }, - { .FSUB_V, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EE0D400, 0xFFE0FC00, .NEON, {} }, + { .FADD_V, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E20D400, 0xFFE0FC00, .NEON, {} }, + { .FADD_V, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E20D400, 0xFFE0FC00, .NEON, {} }, { .FSUB_V, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EA0D400, 0xFFE0FC00, .NEON, {} }, { .FSUB_V, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0EA0D400, 0xFFE0FC00, .NEON, {} }, + { .FSUB_V, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EE0D400, 0xFFE0FC00, .NEON, {} }, { .FMUL_V, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E20DC00, 0xFFE0FC00, .NEON, {} }, { .FMUL_V, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E20DC00, 0xFFE0FC00, .NEON, {} }, { .FMUL_V, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E60DC00, 0xFFE0FC00, .NEON, {} }, + { .FDIV_V, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E60FC00, 0xFFE0FC00, .NEON, {} }, { .FDIV_V, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E20FC00, 0xFFE0FC00, .NEON, {} }, { .FDIV_V, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E20FC00, 0xFFE0FC00, .NEON, {} }, - { .FDIV_V, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E60FC00, 0xFFE0FC00, .NEON, {} }, { .FMLA_V, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E60CC00, 0xFFE0FC00, .NEON, {} }, { .FMLA_V, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E20CC00, 0xFFE0FC00, .NEON, {} }, { .FMLS_V, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EA0CC00, 0xFFE0FC00, .NEON, {} }, { .FMLS_V, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EE0CC00, 0xFFE0FC00, .NEON, {} }, + { .CMEQ, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EA08C00, 0xFFE0FC00, .NEON, {} }, + { .CMEQ, {.V_8H,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E608C00, 0xFFE0FC00, .NEON, {} }, { .CMEQ, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EE08C00, 0xFFE0FC00, .NEON, {} }, { .CMEQ, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E208C00, 0xFFE0FC00, .NEON, {} }, - { .CMEQ, {.V_8H,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E608C00, 0xFFE0FC00, .NEON, {} }, - { .CMEQ, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EA08C00, 0xFFE0FC00, .NEON, {} }, - { .CMGE, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EA03C00, 0xFFE0FC00, .NEON, {} }, - { .CMGE, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0EA03C00, 0xFFE0FC00, .NEON, {} }, { .CMGE, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EE03C00, 0xFFE0FC00, .NEON, {} }, + { .CMGE, {.V_8H,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E603C00, 0xFFE0FC00, .NEON, {} }, { .CMGE, {.V_4H,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E603C00, 0xFFE0FC00, .NEON, {} }, + { .CMGE, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0EA03C00, 0xFFE0FC00, .NEON, {} }, { .CMGE, {.V_8B,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E203C00, 0xFFE0FC00, .NEON, {} }, { .CMGE, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E203C00, 0xFFE0FC00, .NEON, {} }, - { .CMGE, {.V_8H,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E603C00, 0xFFE0FC00, .NEON, {} }, + { .CMGE, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EA03C00, 0xFFE0FC00, .NEON, {} }, { .CMGT, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E203400, 0xFFE0FC00, .NEON, {} }, { .CMGT, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EE03400, 0xFFE0FC00, .NEON, {} }, - { .CMHI, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EE03400, 0xFFE0FC00, .NEON, {} }, { .CMHI, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E203400, 0xFFE0FC00, .NEON, {} }, + { .CMHI, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EE03400, 0xFFE0FC00, .NEON, {} }, + { .CMHS, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EE03C00, 0xFFE0FC00, .NEON, {} }, { .CMHS, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2EA03C00, 0xFFE0FC00, .NEON, {} }, + { .CMHS, {.V_4H,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E603C00, 0xFFE0FC00, .NEON, {} }, + { .CMHS, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E203C00, 0xFFE0FC00, .NEON, {} }, { .CMHS, {.V_8H,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E603C00, 0xFFE0FC00, .NEON, {} }, { .CMHS, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EA03C00, 0xFFE0FC00, .NEON, {} }, - { .CMHS, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E203C00, 0xFFE0FC00, .NEON, {} }, { .CMHS, {.V_8B,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E203C00, 0xFFE0FC00, .NEON, {} }, - { .CMHS, {.V_4H,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E603C00, 0xFFE0FC00, .NEON, {} }, - { .CMHS, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EE03C00, 0xFFE0FC00, .NEON, {} }, - { .CMTST, {.V_8H,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E608C00, 0xFFE0FC00, .NEON, {} }, - { .CMTST, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E208C00, 0xFFE0FC00, .NEON, {} }, - { .CMTST, {.V_8B,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E208C00, 0xFFE0FC00, .NEON, {} }, - { .CMTST, {.V_4H,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E608C00, 0xFFE0FC00, .NEON, {} }, - { .CMTST, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0EA08C00, 0xFFE0FC00, .NEON, {} }, - { .CMTST, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EA08C00, 0xFFE0FC00, .NEON, {} }, { .CMTST, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EE08C00, 0xFFE0FC00, .NEON, {} }, + { .CMTST, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EA08C00, 0xFFE0FC00, .NEON, {} }, + { .CMTST, {.V_8B,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E208C00, 0xFFE0FC00, .NEON, {} }, + { .CMTST, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E208C00, 0xFFE0FC00, .NEON, {} }, + { .CMTST, {.V_4H,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E608C00, 0xFFE0FC00, .NEON, {} }, + { .CMTST, {.V_8H,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E608C00, 0xFFE0FC00, .NEON, {} }, + { .CMTST, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0EA08C00, 0xFFE0FC00, .NEON, {} }, { .AND_V, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E201C00, 0xFFE0FC00, .NEON, {} }, { .ORR_V, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EA01C00, 0xFFE0FC00, .NEON, {} }, { .EOR_V, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E201C00, 0xFFE0FC00, .NEON, {} }, @@ -890,36 +962,36 @@ DECODE_ENTRIES := [1448]lib.Decode_Entry{ { .BIT, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EA01C00, 0xFFE0FC00, .NEON, {} }, { .BIF, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EE01C00, 0xFFE0FC00, .NEON, {} }, { .BSL, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E601C00, 0xFFE0FC00, .NEON, {} }, - { .SRSHL, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EA05400, 0xFFE0FC00, .NEON, {} }, - { .SRSHL, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0EA05400, 0xFFE0FC00, .NEON, {} }, { .SRSHL, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EE05400, 0xFFE0FC00, .NEON, {} }, - { .SRSHL, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E205400, 0xFFE0FC00, .NEON, {} }, - { .SRSHL, {.V_8B,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E205400, 0xFFE0FC00, .NEON, {} }, + { .SRSHL, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EA05400, 0xFFE0FC00, .NEON, {} }, { .SRSHL, {.V_4H,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E605400, 0xFFE0FC00, .NEON, {} }, + { .SRSHL, {.V_8B,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E205400, 0xFFE0FC00, .NEON, {} }, + { .SRSHL, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E205400, 0xFFE0FC00, .NEON, {} }, { .SRSHL, {.V_8H,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E605400, 0xFFE0FC00, .NEON, {} }, - { .URSHL, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EE05400, 0xFFE0FC00, .NEON, {} }, + { .SRSHL, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0EA05400, 0xFFE0FC00, .NEON, {} }, { .URSHL, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2EA05400, 0xFFE0FC00, .NEON, {} }, { .URSHL, {.V_8H,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E605400, 0xFFE0FC00, .NEON, {} }, { .URSHL, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EA05400, 0xFFE0FC00, .NEON, {} }, - { .URSHL, {.V_8B,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E205400, 0xFFE0FC00, .NEON, {} }, { .URSHL, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E205400, 0xFFE0FC00, .NEON, {} }, + { .URSHL, {.V_8B,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E205400, 0xFFE0FC00, .NEON, {} }, { .URSHL, {.V_4H,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E605400, 0xFFE0FC00, .NEON, {} }, + { .URSHL, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EE05400, 0xFFE0FC00, .NEON, {} }, { .SSHL, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EE04400, 0xFFE0FC00, .NEON, {} }, + { .SSHL, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0EA04400, 0xFFE0FC00, .NEON, {} }, { .SSHL, {.V_4H,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E604400, 0xFFE0FC00, .NEON, {} }, { .SSHL, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E204400, 0xFFE0FC00, .NEON, {} }, { .SSHL, {.V_8H,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E604400, 0xFFE0FC00, .NEON, {} }, - { .SSHL, {.V_8B,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E204400, 0xFFE0FC00, .NEON, {} }, - { .SSHL, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0EA04400, 0xFFE0FC00, .NEON, {} }, { .SSHL, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EA04400, 0xFFE0FC00, .NEON, {} }, - { .USHL, {.V_8H,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E604400, 0xFFE0FC00, .NEON, {} }, - { .USHL, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E204400, 0xFFE0FC00, .NEON, {} }, - { .USHL, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EA04400, 0xFFE0FC00, .NEON, {} }, - { .USHL, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2EA04400, 0xFFE0FC00, .NEON, {} }, - { .USHL, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EE04400, 0xFFE0FC00, .NEON, {} }, + { .SSHL, {.V_8B,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E204400, 0xFFE0FC00, .NEON, {} }, { .USHL, {.V_4H,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E604400, 0xFFE0FC00, .NEON, {} }, + { .USHL, {.V_2D,.V_2D,.V_2D,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EE04400, 0xFFE0FC00, .NEON, {} }, + { .USHL, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2EA04400, 0xFFE0FC00, .NEON, {} }, + { .USHL, {.V_8H,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E604400, 0xFFE0FC00, .NEON, {} }, + { .USHL, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EA04400, 0xFFE0FC00, .NEON, {} }, { .USHL, {.V_8B,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E204400, 0xFFE0FC00, .NEON, {} }, - { .MOV_V_ALIAS, {.V_16B,.V_16B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x4EA01C00, 0xFFE0FC00, .NEON, {} }, + { .USHL, {.V_16B,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E204400, 0xFFE0FC00, .NEON, {} }, { .MOV_V_ALIAS, {.V_8B,.V_8B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x0EA01C00, 0xFFE0FC00, .NEON, {} }, + { .MOV_V_ALIAS, {.V_16B,.V_16B,.NONE,.NONE}, {.VD,.VN,.NONE,.NONE}, 0x4EA01C00, 0xFFE0FC00, .NEON, {} }, { .SM3TT1A, {.V_4S,.V_4S,.V_ELEM_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0xCE408000, 0xFFE0CC00, .CRYPTO, {} }, { .SM3TT1B, {.V_4S,.V_4S,.V_ELEM_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0xCE408400, 0xFFE0CC00, .CRYPTO, {} }, { .SM3TT2A, {.V_4S,.V_4S,.V_ELEM_S,.NONE}, {.VD,.VN,.VM,.NONE}, 0xCE408800, 0xFFE0CC00, .CRYPTO, {} }, @@ -936,10 +1008,10 @@ DECODE_ENTRIES := [1448]lib.Decode_Entry{ { .BCAX, {.V_16B,.V_16B,.V_16B,.V_16B}, {.VD,.VN,.VM,.VA}, 0xCE200000, 0xFFE08000, .CRYPTO, {} }, { .SM3SS1, {.V_4S,.V_4S,.V_4S,.V_4S}, {.VD,.VN,.VM,.VA}, 0xCE400000, 0xFFE08000, .CRYPTO, {} }, { .XAR, {.V_2D,.V_2D,.V_2D,.IMM_6}, {.VD,.VN,.VM,.IMM6}, 0xCE800000, 0xFFE00000, .CRYPTO, {} }, - { .CMP_IMM, {.WSP_REG,.IMM_12,.NONE,.NONE}, {.RN,.IMM12,.NONE,.NONE}, 0x7100001F, 0xFF80001F, .BASE, {sets_flags=true} }, { .CMP_IMM, {.XSP_REG,.IMM_12,.NONE,.NONE}, {.RN,.IMM12,.NONE,.NONE}, 0xF100001F, 0xFF80001F, .BASE, {sets_flags=true, is_64=true} }, - { .CMN_IMM, {.XSP_REG,.IMM_12,.NONE,.NONE}, {.RN,.IMM12,.NONE,.NONE}, 0xB100001F, 0xFF80001F, .BASE, {sets_flags=true, is_64=true} }, + { .CMP_IMM, {.WSP_REG,.IMM_12,.NONE,.NONE}, {.RN,.IMM12,.NONE,.NONE}, 0x7100001F, 0xFF80001F, .BASE, {sets_flags=true} }, { .CMN_IMM, {.WSP_REG,.IMM_12,.NONE,.NONE}, {.RN,.IMM12,.NONE,.NONE}, 0x3100001F, 0xFF80001F, .BASE, {sets_flags=true} }, + { .CMN_IMM, {.XSP_REG,.IMM_12,.NONE,.NONE}, {.RN,.IMM12,.NONE,.NONE}, 0xB100001F, 0xFF80001F, .BASE, {sets_flags=true, is_64=true} }, { .ADDG, {.XSP_REG,.XSP_REG,.IMM_6,.IMM_4}, {.RD,.RN,.IMM6,.IMM_HW}, 0x91800000, 0xFFC0C000, .MTE, {is_64=true} }, { .SUBG, {.XSP_REG,.XSP_REG,.IMM_6,.IMM_4}, {.RD,.RN,.IMM6,.IMM_HW}, 0xD1800000, 0xFFC0C000, .MTE, {is_64=true} }, { .ADD_IMM, {.XSP_REG,.XSP_REG,.IMM_12,.NONE}, {.RD,.RN,.IMM12,.NONE}, 0x91000000, 0xFF800000, .BASE, {is_64=true} }, @@ -960,8 +1032,8 @@ DECODE_ENTRIES := [1448]lib.Decode_Entry{ { .SXTW, {.X_REG,.W_REG,.NONE,.NONE}, {.RD,.RN,.NONE,.NONE}, 0x93407C00, 0xFFFFFC00, .BASE, {is_64=true} }, { .LSR_IMM, {.W_REG,.W_REG,.IMM_5,.NONE}, {.RD,.RN,.IMM12,.NONE}, 0x53007C00, 0xFFC0FC00, .BASE, {} }, { .LSR_IMM, {.X_REG,.X_REG,.IMM_6,.NONE}, {.RD,.RN,.IMM12,.NONE}, 0xD340FC00, 0xFFC0FC00, .BASE, {is_64=true} }, - { .ASR_IMM, {.W_REG,.W_REG,.IMM_5,.NONE}, {.RD,.RN,.IMM12,.NONE}, 0x13007C00, 0xFFC0FC00, .BASE, {} }, { .ASR_IMM, {.X_REG,.X_REG,.IMM_6,.NONE}, {.RD,.RN,.IMM12,.NONE}, 0x9340FC00, 0xFFC0FC00, .BASE, {is_64=true} }, + { .ASR_IMM, {.W_REG,.W_REG,.IMM_5,.NONE}, {.RD,.RN,.IMM12,.NONE}, 0x13007C00, 0xFFC0FC00, .BASE, {} }, { .TST_IMM, {.W_REG,.BITMASK_IMM,.NONE,.NONE}, {.RN,.BITMASK_FIELD,.NONE,.NONE}, 0x7200001F, 0xFFC0001F, .BASE, {sets_flags=true} }, { .MOV_BITMASK, {.W_REG,.BITMASK_IMM,.NONE,.NONE}, {.RD,.BITMASK_FIELD,.NONE,.NONE}, 0x320003E0, 0xFFC003E0, .BASE, {} }, { .TST_IMM, {.X_REG,.BITMASK_IMM,.NONE,.NONE}, {.RN,.BITMASK_FIELD,.NONE,.NONE}, 0xF200001F, 0xFF80001F, .BASE, {sets_flags=true, is_64=true} }, @@ -1220,10 +1292,10 @@ DECODE_ENTRIES := [1448]lib.Decode_Entry{ { .LDGM, {.X_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_A,.NONE,.NONE}, 0xD9E00000, 0xFFE00C00, .MTE, {is_64=true} }, { .STGM, {.X_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_A,.NONE,.NONE}, 0xD9A00000, 0xFFE00C00, .MTE, {is_64=true} }, { .STZGM, {.X_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_A,.NONE,.NONE}, 0xD9200000, 0xFFE00C00, .MTE, {is_64=true} }, - { .LDAPUR, {.X_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_S9,.NONE,.NONE}, 0xD9400000, 0xFFE00C00, .BASE, {is_64=true} }, { .LDAPUR, {.W_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_S9,.NONE,.NONE}, 0x99400000, 0xFFE00C00, .BASE, {} }, - { .STLUR, {.W_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_S9,.NONE,.NONE}, 0x99000000, 0xFFE00C00, .BASE, {} }, + { .LDAPUR, {.X_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_S9,.NONE,.NONE}, 0xD9400000, 0xFFE00C00, .BASE, {is_64=true} }, { .STLUR, {.X_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_S9,.NONE,.NONE}, 0xD9000000, 0xFFE00C00, .BASE, {is_64=true} }, + { .STLUR, {.W_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_S9,.NONE,.NONE}, 0x99000000, 0xFFE00C00, .BASE, {} }, { .LDAPURB, {.W_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_S9,.NONE,.NONE}, 0x19400000, 0xFFE00C00, .BASE, {} }, { .STLURB, {.W_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_S9,.NONE,.NONE}, 0x19000000, 0xFFE00C00, .BASE, {} }, { .LDAPURH, {.W_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_S9,.NONE,.NONE}, 0x59400000, 0xFFE00C00, .BASE, {} }, @@ -1315,14 +1387,14 @@ DECODE_ENTRIES := [1448]lib.Decode_Entry{ { .CRC32CH, {.W_REG,.W_REG,.W_REG,.NONE}, {.RD,.RN,.RM,.NONE}, 0x1AC05400, 0xFFE0FC00, .CRC32, {} }, { .CRC32CW, {.W_REG,.W_REG,.W_REG,.NONE}, {.RD,.RN,.RM,.NONE}, 0x1AC05800, 0xFFE0FC00, .CRC32, {} }, { .CRC32CX, {.W_REG,.W_REG,.X_REG,.NONE}, {.RD,.RN,.RM,.NONE}, 0x9AC05C00, 0xFFE0FC00, .CRC32, {is_64=true} }, - { .ADC, {.X_REG,.X_REG,.X_REG,.NONE}, {.RD,.RN,.RM,.NONE}, 0x9A000000, 0xFFE0FC00, .BASE, {is_64=true} }, { .ADC, {.W_REG,.W_REG,.W_REG,.NONE}, {.RD,.RN,.RM,.NONE}, 0x1A000000, 0xFFE0FC00, .BASE, {} }, + { .ADC, {.X_REG,.X_REG,.X_REG,.NONE}, {.RD,.RN,.RM,.NONE}, 0x9A000000, 0xFFE0FC00, .BASE, {is_64=true} }, { .ADCS, {.X_REG,.X_REG,.X_REG,.NONE}, {.RD,.RN,.RM,.NONE}, 0xBA000000, 0xFFE0FC00, .BASE, {sets_flags=true, is_64=true} }, { .ADCS, {.W_REG,.W_REG,.W_REG,.NONE}, {.RD,.RN,.RM,.NONE}, 0x3A000000, 0xFFE0FC00, .BASE, {sets_flags=true} }, - { .SBC, {.W_REG,.W_REG,.W_REG,.NONE}, {.RD,.RN,.RM,.NONE}, 0x5A000000, 0xFFE0FC00, .BASE, {} }, { .SBC, {.X_REG,.X_REG,.X_REG,.NONE}, {.RD,.RN,.RM,.NONE}, 0xDA000000, 0xFFE0FC00, .BASE, {is_64=true} }, - { .SBCS, {.W_REG,.W_REG,.W_REG,.NONE}, {.RD,.RN,.RM,.NONE}, 0x7A000000, 0xFFE0FC00, .BASE, {sets_flags=true} }, + { .SBC, {.W_REG,.W_REG,.W_REG,.NONE}, {.RD,.RN,.RM,.NONE}, 0x5A000000, 0xFFE0FC00, .BASE, {} }, { .SBCS, {.X_REG,.X_REG,.X_REG,.NONE}, {.RD,.RN,.RM,.NONE}, 0xFA000000, 0xFFE0FC00, .BASE, {sets_flags=true, is_64=true} }, + { .SBCS, {.W_REG,.W_REG,.W_REG,.NONE}, {.RD,.RN,.RM,.NONE}, 0x7A000000, 0xFFE0FC00, .BASE, {sets_flags=true} }, { .CCMP_REG, {.X_REG,.X_REG,.NZCV_IMM,.COND}, {.RN,.RM,.NZCV_FIELD,.COND_HI}, 0xFA400000, 0xFFE00C10, .BASE, {sets_flags=true, is_64=true} }, { .CCMP_REG, {.W_REG,.W_REG,.NZCV_IMM,.COND}, {.RN,.RM,.NZCV_FIELD,.COND_HI}, 0x7A400000, 0xFFE00C10, .BASE, {sets_flags=true} }, { .CCMN_REG, {.X_REG,.X_REG,.NZCV_IMM,.COND}, {.RN,.RM,.NZCV_FIELD,.COND_HI}, 0xBA400000, 0xFFE00C10, .BASE, {sets_flags=true, is_64=true} }, @@ -1347,15 +1419,15 @@ DECODE_ENTRIES := [1448]lib.Decode_Entry{ { .CPYM, {.XSP_REG,.XSP_REG,.X_REG,.NONE}, {.RD,.RN,.RM,.NONE}, 0x1D400400, 0xFFE03C00, .BASE, {is_64=true} }, { .CPYE, {.XSP_REG,.XSP_REG,.X_REG,.NONE}, {.RD,.RN,.RM,.NONE}, 0x1D800400, 0xFFE03C00, .BASE, {is_64=true} }, { .LDR_V, {.Q_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_U12,.NONE,.NONE}, 0x3DC00000, 0xFFC00000, .FP, {} }, - { .LDR_V, {.S_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_U12,.NONE,.NONE}, 0xBD400000, 0xFFC00000, .FP, {} }, - { .LDR_V, {.H_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_U12,.NONE,.NONE}, 0x7D400000, 0xFFC00000, .FP, {} }, { .LDR_V, {.D_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_U12,.NONE,.NONE}, 0xFD400000, 0xFFC00000, .FP, {} }, { .LDR_V, {.B_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_U12,.NONE,.NONE}, 0x3D400000, 0xFFC00000, .FP, {} }, - { .STR_V, {.D_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_U12,.NONE,.NONE}, 0xFD000000, 0xFFC00000, .FP, {} }, - { .STR_V, {.S_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_U12,.NONE,.NONE}, 0xBD000000, 0xFFC00000, .FP, {} }, + { .LDR_V, {.H_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_U12,.NONE,.NONE}, 0x7D400000, 0xFFC00000, .FP, {} }, + { .LDR_V, {.S_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_U12,.NONE,.NONE}, 0xBD400000, 0xFFC00000, .FP, {} }, { .STR_V, {.Q_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_U12,.NONE,.NONE}, 0x3D800000, 0xFFC00000, .FP, {} }, - { .STR_V, {.B_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_U12,.NONE,.NONE}, 0x3D000000, 0xFFC00000, .FP, {} }, + { .STR_V, {.D_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_U12,.NONE,.NONE}, 0xFD000000, 0xFFC00000, .FP, {} }, { .STR_V, {.H_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_U12,.NONE,.NONE}, 0x7D000000, 0xFFC00000, .FP, {} }, + { .STR_V, {.B_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_U12,.NONE,.NONE}, 0x3D000000, 0xFFC00000, .FP, {} }, + { .STR_V, {.S_REG,.MEM,.NONE,.NONE}, {.RT,.OFFSET_BASE_U12,.NONE,.NONE}, 0xBD000000, 0xFFC00000, .FP, {} }, { .FMOV_REG, {.S_REG,.S_REG,.NONE,.NONE}, {.RD,.RN,.NONE,.NONE}, 0x1E204000, 0xFFFFFC00, .FP, {} }, { .FMOV_REG, {.D_REG,.D_REG,.NONE,.NONE}, {.RD,.RN,.NONE,.NONE}, 0x1E604000, 0xFFFFFC00, .FP, {} }, { .FMOV_GEN, {.D_REG,.X_REG,.NONE,.NONE}, {.RD,.RN,.NONE,.NONE}, 0x9E670000, 0xFFFFFC00, .FP, {is_64=true} }, @@ -1466,14 +1538,14 @@ DECODE_INDEX_OP0 := [16]lib.Decode_Index{ 0x04 = { 454, 76}, 0x05 = { 530, 50}, 0x06 = { 580, 8}, - 0x07 = { 588, 339}, - 0x08 = { 927, 16}, - 0x09 = { 943, 34}, - 0x0A = { 977, 98}, - 0x0B = {1075, 21}, - 0x0C = {1096, 150}, - 0x0D = {1246, 88}, - 0x0E = {1334, 13}, - 0x0F = {1347, 101}, + 0x07 = { 588, 411}, + 0x08 = { 999, 16}, + 0x09 = {1015, 34}, + 0x0A = {1049, 98}, + 0x0B = {1147, 21}, + 0x0C = {1168, 150}, + 0x0D = {1318, 88}, + 0x0E = {1406, 13}, + 0x0F = {1419, 101}, } diff --git a/core/rexcode/arm64/tablegen/generated/encode_tables.odin b/core/rexcode/arm64/tablegen/generated/encode_tables.odin index 2f14fad07..b845646ab 100644 --- a/core/rexcode/arm64/tablegen/generated/encode_tables.odin +++ b/core/rexcode/arm64/tablegen/generated/encode_tables.odin @@ -8,7 +8,7 @@ package rexcode_arm64_generated import lib "../.." @(rodata) -ENCODE_FORMS := [1446]lib.Encoding{ +ENCODE_FORMS := [1518]lib.Encoding{ // .ADD_IMM { .ADD_IMM, {.WSP_REG,.WSP_REG,.IMM_12,.NONE}, {.RD,.RN,.IMM12,.NONE}, 0x11000000, 0xFF800000, .BASE, {} }, { .ADD_IMM, {.XSP_REG,.XSP_REG,.IMM_12,.NONE}, {.RD,.RN,.IMM12,.NONE}, 0x91000000, 0xFF800000, .BASE, {is_64=true} }, @@ -1083,6 +1083,104 @@ ENCODE_FORMS := [1446]lib.Encoding{ { .UMINP, {.V_8H,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E60AC00, 0xFFE0FC00, .NEON, {} }, { .UMINP, {.V_2S,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2EA0AC00, 0xFFE0FC00, .NEON, {} }, { .UMINP, {.V_4S,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EA0AC00, 0xFFE0FC00, .NEON, {} }, + // .SADDL + { .SADDL, {.V_8H,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E200000, 0xFFE0FC00, .NEON, {} }, + { .SADDL, {.V_4S,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E600000, 0xFFE0FC00, .NEON, {} }, + { .SADDL, {.V_2D,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0EA00000, 0xFFE0FC00, .NEON, {} }, + // .SADDL2 + { .SADDL2, {.V_8H,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E200000, 0xFFE0FC00, .NEON, {} }, + { .SADDL2, {.V_4S,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E600000, 0xFFE0FC00, .NEON, {} }, + { .SADDL2, {.V_2D,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EA00000, 0xFFE0FC00, .NEON, {} }, + // .UADDL + { .UADDL, {.V_8H,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E200000, 0xFFE0FC00, .NEON, {} }, + { .UADDL, {.V_4S,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E600000, 0xFFE0FC00, .NEON, {} }, + { .UADDL, {.V_2D,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2EA00000, 0xFFE0FC00, .NEON, {} }, + // .UADDL2 + { .UADDL2, {.V_8H,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E200000, 0xFFE0FC00, .NEON, {} }, + { .UADDL2, {.V_4S,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E600000, 0xFFE0FC00, .NEON, {} }, + { .UADDL2, {.V_2D,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EA00000, 0xFFE0FC00, .NEON, {} }, + // .SSUBL + { .SSUBL, {.V_8H,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E202000, 0xFFE0FC00, .NEON, {} }, + { .SSUBL, {.V_4S,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E602000, 0xFFE0FC00, .NEON, {} }, + { .SSUBL, {.V_2D,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0EA02000, 0xFFE0FC00, .NEON, {} }, + // .SSUBL2 + { .SSUBL2, {.V_8H,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E202000, 0xFFE0FC00, .NEON, {} }, + { .SSUBL2, {.V_4S,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E602000, 0xFFE0FC00, .NEON, {} }, + { .SSUBL2, {.V_2D,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EA02000, 0xFFE0FC00, .NEON, {} }, + // .USUBL + { .USUBL, {.V_8H,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E202000, 0xFFE0FC00, .NEON, {} }, + { .USUBL, {.V_4S,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E602000, 0xFFE0FC00, .NEON, {} }, + { .USUBL, {.V_2D,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2EA02000, 0xFFE0FC00, .NEON, {} }, + // .USUBL2 + { .USUBL2, {.V_8H,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E202000, 0xFFE0FC00, .NEON, {} }, + { .USUBL2, {.V_4S,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E602000, 0xFFE0FC00, .NEON, {} }, + { .USUBL2, {.V_2D,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EA02000, 0xFFE0FC00, .NEON, {} }, + // .SMULL_V + { .SMULL_V, {.V_8H,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E20C000, 0xFFE0FC00, .NEON, {} }, + { .SMULL_V, {.V_4S,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E60C000, 0xFFE0FC00, .NEON, {} }, + { .SMULL_V, {.V_2D,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0EA0C000, 0xFFE0FC00, .NEON, {} }, + // .SMULL2_V + { .SMULL2_V, {.V_8H,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E20C000, 0xFFE0FC00, .NEON, {} }, + { .SMULL2_V, {.V_4S,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E60C000, 0xFFE0FC00, .NEON, {} }, + { .SMULL2_V, {.V_2D,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EA0C000, 0xFFE0FC00, .NEON, {} }, + // .UMULL_V + { .UMULL_V, {.V_8H,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E20C000, 0xFFE0FC00, .NEON, {} }, + { .UMULL_V, {.V_4S,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E60C000, 0xFFE0FC00, .NEON, {} }, + { .UMULL_V, {.V_2D,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2EA0C000, 0xFFE0FC00, .NEON, {} }, + // .UMULL2_V + { .UMULL2_V, {.V_8H,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E20C000, 0xFFE0FC00, .NEON, {} }, + { .UMULL2_V, {.V_4S,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E60C000, 0xFFE0FC00, .NEON, {} }, + { .UMULL2_V, {.V_2D,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EA0C000, 0xFFE0FC00, .NEON, {} }, + // .SMLAL + { .SMLAL, {.V_8H,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E208000, 0xFFE0FC00, .NEON, {} }, + { .SMLAL, {.V_4S,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E608000, 0xFFE0FC00, .NEON, {} }, + { .SMLAL, {.V_2D,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0EA08000, 0xFFE0FC00, .NEON, {} }, + // .SMLAL2 + { .SMLAL2, {.V_8H,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E208000, 0xFFE0FC00, .NEON, {} }, + { .SMLAL2, {.V_4S,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E608000, 0xFFE0FC00, .NEON, {} }, + { .SMLAL2, {.V_2D,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EA08000, 0xFFE0FC00, .NEON, {} }, + // .UMLAL + { .UMLAL, {.V_8H,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E208000, 0xFFE0FC00, .NEON, {} }, + { .UMLAL, {.V_4S,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E608000, 0xFFE0FC00, .NEON, {} }, + { .UMLAL, {.V_2D,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2EA08000, 0xFFE0FC00, .NEON, {} }, + // .UMLAL2 + { .UMLAL2, {.V_8H,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E208000, 0xFFE0FC00, .NEON, {} }, + { .UMLAL2, {.V_4S,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E608000, 0xFFE0FC00, .NEON, {} }, + { .UMLAL2, {.V_2D,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EA08000, 0xFFE0FC00, .NEON, {} }, + // .SMLSL + { .SMLSL, {.V_8H,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E20A000, 0xFFE0FC00, .NEON, {} }, + { .SMLSL, {.V_4S,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E60A000, 0xFFE0FC00, .NEON, {} }, + { .SMLSL, {.V_2D,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0EA0A000, 0xFFE0FC00, .NEON, {} }, + // .SMLSL2 + { .SMLSL2, {.V_8H,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E20A000, 0xFFE0FC00, .NEON, {} }, + { .SMLSL2, {.V_4S,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E60A000, 0xFFE0FC00, .NEON, {} }, + { .SMLSL2, {.V_2D,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EA0A000, 0xFFE0FC00, .NEON, {} }, + // .UMLSL + { .UMLSL, {.V_8H,.V_8B,.V_8B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E20A000, 0xFFE0FC00, .NEON, {} }, + { .UMLSL, {.V_4S,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2E60A000, 0xFFE0FC00, .NEON, {} }, + { .UMLSL, {.V_2D,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x2EA0A000, 0xFFE0FC00, .NEON, {} }, + // .UMLSL2 + { .UMLSL2, {.V_8H,.V_16B,.V_16B,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E20A000, 0xFFE0FC00, .NEON, {} }, + { .UMLSL2, {.V_4S,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6E60A000, 0xFFE0FC00, .NEON, {} }, + { .UMLSL2, {.V_2D,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x6EA0A000, 0xFFE0FC00, .NEON, {} }, + // .SQDMULL + { .SQDMULL, {.V_4S,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E60D000, 0xFFE0FC00, .NEON, {} }, + { .SQDMULL, {.V_2D,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0EA0D000, 0xFFE0FC00, .NEON, {} }, + // .SQDMULL2 + { .SQDMULL2, {.V_4S,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E60D000, 0xFFE0FC00, .NEON, {} }, + { .SQDMULL2, {.V_2D,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EA0D000, 0xFFE0FC00, .NEON, {} }, + // .SQDMLAL + { .SQDMLAL, {.V_4S,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E609000, 0xFFE0FC00, .NEON, {} }, + { .SQDMLAL, {.V_2D,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0EA09000, 0xFFE0FC00, .NEON, {} }, + // .SQDMLAL2 + { .SQDMLAL2, {.V_4S,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E609000, 0xFFE0FC00, .NEON, {} }, + { .SQDMLAL2, {.V_2D,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EA09000, 0xFFE0FC00, .NEON, {} }, + // .SQDMLSL + { .SQDMLSL, {.V_4S,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E60B000, 0xFFE0FC00, .NEON, {} }, + { .SQDMLSL, {.V_2D,.V_2S,.V_2S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0EA0B000, 0xFFE0FC00, .NEON, {} }, + // .SQDMLSL2 + { .SQDMLSL2, {.V_4S,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E60B000, 0xFFE0FC00, .NEON, {} }, + { .SQDMLSL2, {.V_2D,.V_4S,.V_4S,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4EA0B000, 0xFFE0FC00, .NEON, {} }, // .SQDMULH { .SQDMULH, {.V_4H,.V_4H,.V_4H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x0E60B400, 0xFFE0FC00, .NEON, {} }, { .SQDMULH, {.V_8H,.V_8H,.V_8H,.NONE}, {.VD,.VN,.VM,.NONE}, 0x4E60B400, 0xFFE0FC00, .NEON, {} }, @@ -2718,688 +2816,688 @@ ENCODE_RUNS := [lib.Mnemonic]lib.Encode_Run{ .UMAXP = { 673, 6}, .SMINP = { 679, 6}, .UMINP = { 685, 6}, - .SADDL = { 691, 0}, - .SADDL2 = { 691, 0}, - .UADDL = { 691, 0}, - .UADDL2 = { 691, 0}, - .SSUBL = { 691, 0}, - .SSUBL2 = { 691, 0}, - .USUBL = { 691, 0}, - .USUBL2 = { 691, 0}, - .SADDW = { 691, 0}, - .SADDW2 = { 691, 0}, - .UADDW = { 691, 0}, - .UADDW2 = { 691, 0}, - .SSUBW = { 691, 0}, - .SSUBW2 = { 691, 0}, - .USUBW = { 691, 0}, - .USUBW2 = { 691, 0}, - .RADDHN = { 691, 0}, - .RADDHN2 = { 691, 0}, - .RSUBHN = { 691, 0}, - .RSUBHN2 = { 691, 0}, - .ADDHN = { 691, 0}, - .ADDHN2 = { 691, 0}, - .SUBHN = { 691, 0}, - .SUBHN2 = { 691, 0}, - .XTN = { 691, 0}, - .XTN2 = { 691, 0}, - .SQXTN = { 691, 0}, - .SQXTN2 = { 691, 0}, - .UQXTN = { 691, 0}, - .UQXTN2 = { 691, 0}, - .SQXTUN = { 691, 0}, - .SQXTUN2 = { 691, 0}, - .SMULL_V = { 691, 0}, - .SMULL2_V = { 691, 0}, - .UMULL_V = { 691, 0}, - .UMULL2_V = { 691, 0}, - .SMLAL = { 691, 0}, - .SMLAL2 = { 691, 0}, - .UMLAL = { 691, 0}, - .UMLAL2 = { 691, 0}, - .SMLSL = { 691, 0}, - .SMLSL2 = { 691, 0}, - .UMLSL = { 691, 0}, - .UMLSL2 = { 691, 0}, - .SQDMULL = { 691, 0}, - .SQDMULL2 = { 691, 0}, - .SQDMLAL = { 691, 0}, - .SQDMLAL2 = { 691, 0}, - .SQDMLSL = { 691, 0}, - .SQDMLSL2 = { 691, 0}, - .SQDMULH = { 691, 4}, - .SQRDMULH = { 695, 4}, - .SDOT = { 699, 2}, - .UDOT = { 701, 2}, - .USDOT = { 703, 0}, - .FADD_V = { 703, 3}, - .FSUB_V = { 706, 3}, - .FMUL_V = { 709, 3}, - .FDIV_V = { 712, 3}, - .FNEG_V = { 715, 0}, - .FABS_V = { 715, 0}, - .FSQRT_V = { 715, 0}, - .FMLA_V = { 715, 2}, - .FMLS_V = { 717, 2}, - .FMULX = { 719, 0}, - .FMAX_V = { 719, 0}, - .FMIN_V = { 719, 0}, - .FMAXNM_V = { 719, 0}, - .FMINNM_V = { 719, 0}, - .FMAXP_V = { 719, 0}, - .FMINP_V = { 719, 0}, - .FMAXNMP = { 719, 0}, - .FMINNMP = { 719, 0}, - .FMAXV_V = { 719, 0}, - .FMINV_V = { 719, 0}, - .FMAXNMV = { 719, 0}, - .FMINNMV = { 719, 0}, - .FRECPE = { 719, 0}, - .FRSQRTE = { 719, 0}, - .FRECPS = { 719, 0}, - .FRSQRTS = { 719, 0}, - .FRECPX = { 719, 0}, - .FADDP_V = { 719, 0}, - .FRINTA_V = { 719, 0}, - .FRINTI_V = { 719, 0}, - .FRINTM_V = { 719, 0}, - .FRINTN_V = { 719, 0}, - .FRINTP_V = { 719, 0}, - .FRINTX_V = { 719, 0}, - .FRINTZ_V = { 719, 0}, - .SCVTF_V = { 719, 0}, - .UCVTF_V = { 719, 0}, - .FCVTAS_V = { 719, 0}, - .FCVTAU_V = { 719, 0}, - .FCVTMS_V = { 719, 0}, - .FCVTMU_V = { 719, 0}, - .FCVTNS_V = { 719, 0}, - .FCVTNU_V = { 719, 0}, - .FCVTPS_V = { 719, 0}, - .FCVTPU_V = { 719, 0}, - .FCVTZS_V = { 719, 0}, - .FCVTZU_V = { 719, 0}, - .FCVTL = { 719, 0}, - .FCVTL2 = { 719, 0}, - .FCVTN = { 719, 0}, - .FCVTN2 = { 719, 0}, - .FCVTXN = { 719, 0}, - .FCVTXN2 = { 719, 0}, - .FCMEQ = { 719, 0}, - .FCMGE = { 719, 0}, - .FCMGT = { 719, 0}, - .FCMLE = { 719, 0}, - .FCMLT = { 719, 0}, - .FACGE = { 719, 0}, - .FACGT = { 719, 0}, - .CMEQ = { 719, 4}, - .CMGE = { 723, 7}, - .CMGT = { 730, 2}, - .CMHI = { 732, 2}, - .CMHS = { 734, 7}, - .CMLE = { 741, 0}, - .CMLT = { 741, 0}, - .CMTST = { 741, 7}, - .AND_V = { 748, 1}, - .ORR_V = { 749, 1}, - .EOR_V = { 750, 1}, - .BIC_V = { 751, 1}, - .ORN_V = { 752, 1}, - .MVN_V = { 753, 0}, - .BIT = { 753, 1}, - .BIF = { 754, 1}, - .BSL = { 755, 1}, - .SHL_V = { 756, 0}, - .SQSHL_V = { 756, 0}, - .SQSHLU = { 756, 0}, - .SRSHL = { 756, 7}, - .URSHL = { 763, 7}, - .SSHR = { 770, 0}, - .USHR = { 770, 0}, - .SSRA = { 770, 0}, - .USRA = { 770, 0}, - .SRSHR = { 770, 0}, - .URSHR = { 770, 0}, - .SRSRA = { 770, 0}, - .URSRA = { 770, 0}, - .SSHL = { 770, 7}, - .USHL = { 777, 7}, - .SLI = { 784, 0}, - .SRI = { 784, 0}, - .SSHLL = { 784, 0}, - .SSHLL2 = { 784, 0}, - .USHLL = { 784, 0}, - .USHLL2 = { 784, 0}, - .SXTL = { 784, 0}, - .SXTL2 = { 784, 0}, - .UXTL = { 784, 0}, - .UXTL2 = { 784, 0}, - .SHRN = { 784, 0}, - .SHRN2 = { 784, 0}, - .RSHRN = { 784, 0}, - .RSHRN2 = { 784, 0}, - .SQSHRN = { 784, 0}, - .SQSHRN2 = { 784, 0}, - .UQSHRN = { 784, 0}, - .UQSHRN2 = { 784, 0}, - .SQRSHRN = { 784, 0}, - .SQRSHRN2 = { 784, 0}, - .UQRSHRN = { 784, 0}, - .UQRSHRN2 = { 784, 0}, - .SQSHRUN = { 784, 0}, - .SQSHRUN2 = { 784, 0}, - .SQRSHRUN = { 784, 0}, - .SQRSHRUN2 = { 784, 0}, - .DUP_V = { 784, 0}, - .INS = { 784, 0}, - .MOV_V = { 784, 0}, - .EXT_V = { 784, 0}, - .TBL = { 784, 0}, - .TBX = { 784, 0}, - .ZIP1 = { 784, 0}, - .ZIP2 = { 784, 0}, - .UZP1 = { 784, 0}, - .UZP2 = { 784, 0}, - .TRN1 = { 784, 0}, - .TRN2 = { 784, 0}, - .NOT_V = { 784, 2}, - .RBIT_V = { 786, 2}, - .REV16_V = { 788, 2}, - .REV32_V = { 790, 4}, - .REV64 = { 794, 6}, - .CLS_V = { 800, 6}, - .CLZ_V = { 806, 6}, - .CNT = { 812, 2}, - .URECPE_V = { 814, 2}, - .URSQRTE_V = { 816, 2}, - .MOVI = { 818, 0}, - .MVNI = { 818, 0}, - .FMOV_V_IMM = { 818, 0}, - .LD1 = { 818, 4}, - .LD2 = { 822, 0}, - .LD3 = { 822, 0}, - .LD4 = { 822, 0}, - .ST1 = { 822, 4}, - .ST2 = { 826, 0}, - .ST3 = { 826, 0}, - .ST4 = { 826, 0}, - .LD1R = { 826, 0}, - .LD2R = { 826, 0}, - .LD3R = { 826, 0}, - .LD4R = { 826, 0}, - .LD1_LANE = { 826, 0}, - .LD2_LANE = { 826, 0}, - .LD3_LANE = { 826, 0}, - .LD4_LANE = { 826, 0}, - .ST1_LANE = { 826, 0}, - .ST2_LANE = { 826, 0}, - .ST3_LANE = { 826, 0}, - .ST4_LANE = { 826, 0}, - .LDR_V = { 826, 5}, - .STR_V = { 831, 5}, - .LDP_V = { 836, 0}, - .STP_V = { 836, 0}, - .LDUR_V = { 836, 0}, - .STUR_V = { 836, 0}, - .SVE_ADD_Z = { 836, 4}, - .SVE_SUB_Z = { 840, 4}, - .SVE_SQADD_Z = { 844, 4}, - .SVE_UQADD_Z = { 848, 4}, - .SVE_SQSUB_Z = { 852, 4}, - .SVE_UQSUB_Z = { 856, 4}, - .SVE_ADD_PRED = { 860, 4}, - .SVE_SUB_PRED = { 864, 4}, - .SVE_SUBR_PRED = { 868, 4}, - .SVE_MUL_PRED = { 872, 4}, - .SVE_SMULH_PRED = { 876, 4}, - .SVE_UMULH_PRED = { 880, 4}, - .SVE_SDIV_PRED = { 884, 2}, - .SVE_UDIV_PRED = { 886, 2}, - .SVE_SMAX_PRED = { 888, 4}, - .SVE_UMAX_PRED = { 892, 4}, - .SVE_SMIN_PRED = { 896, 4}, - .SVE_UMIN_PRED = { 900, 4}, - .SVE_SABD_PRED = { 904, 4}, - .SVE_UABD_PRED = { 908, 4}, - .SVE_AND_PRED = { 912, 1}, - .SVE_ORR_PRED = { 913, 1}, - .SVE_EOR_PRED = { 914, 1}, - .SVE_BIC_PRED = { 915, 1}, - .SVE_ASR_PRED = { 916, 4}, - .SVE_LSL_PRED = { 920, 4}, - .SVE_LSR_PRED = { 924, 4}, - .SVE_ASRR_PRED = { 928, 0}, - .SVE_LSLR_PRED = { 928, 0}, - .SVE_LSRR_PRED = { 928, 0}, - .SVE_ABS_PRED = { 928, 4}, - .SVE_NEG_PRED = { 932, 4}, - .SVE_CLS_PRED = { 936, 4}, - .SVE_CLZ_PRED = { 940, 4}, - .SVE_CNT_PRED = { 944, 4}, - .SVE_MOV_PRED = { 948, 0}, - .SVE_FADD_Z = { 948, 3}, - .SVE_FSUB_Z = { 951, 3}, - .SVE_FMUL_Z = { 954, 3}, - .SVE_FRECPS = { 957, 3}, - .SVE_FRSQRTS = { 960, 3}, - .SVE_FTSMUL = { 963, 3}, - .SVE_FADD_PRED = { 966, 3}, - .SVE_FSUB_PRED = { 969, 3}, - .SVE_FSUBR_PRED = { 972, 0}, - .SVE_FMUL_PRED = { 972, 3}, - .SVE_FDIV_PRED = { 975, 3}, - .SVE_FDIVR_PRED = { 978, 0}, - .SVE_FMAX_PRED = { 978, 3}, - .SVE_FMIN_PRED = { 981, 3}, - .SVE_FMAXNM_PRED = { 984, 3}, - .SVE_FMINNM_PRED = { 987, 3}, - .SVE_FABS_Z = { 990, 3}, - .SVE_FNEG_Z = { 993, 3}, - .SVE_FSQRT_Z = { 996, 3}, - .SVE_FRECPX_Z = { 999, 0}, - .SVE_FRINTN = { 999, 0}, - .SVE_FRINTP = { 999, 0}, - .SVE_FRINTM = { 999, 0}, - .SVE_FRINTZ = { 999, 0}, - .SVE_FRINTA = { 999, 0}, - .SVE_FRINTX = { 999, 0}, - .SVE_FRINTI = { 999, 0}, - .SVE_FMLA = { 999, 3}, - .SVE_FMLS = { 1002, 3}, - .SVE_FNMLA = { 1005, 3}, - .SVE_FNMLS = { 1008, 3}, - .SVE_AND_P = { 1011, 1}, - .SVE_BIC_P = { 1012, 1}, - .SVE_ORR_P = { 1013, 1}, - .SVE_EOR_P = { 1014, 1}, - .SVE_NAND_P = { 1015, 1}, - .SVE_NOR_P = { 1016, 1}, - .SVE_ORN_P = { 1017, 1}, - .SVE_SEL_P = { 1018, 1}, - .SVE_ANDS_P = { 1019, 1}, - .SVE_BICS_P = { 1020, 1}, - .SVE_ORRS_P = { 1021, 1}, - .SVE_EORS_P = { 1022, 1}, - .SVE_NANDS_P = { 1023, 0}, - .SVE_NORS_P = { 1023, 0}, - .SVE_ORNS_P = { 1023, 0}, - .SVE_NOT_P = { 1023, 0}, - .SVE_MOV_P = { 1023, 0}, - .SVE_MOVS_P = { 1023, 0}, - .SVE_PTRUE = { 1023, 1}, - .SVE_PTRUES = { 1024, 1}, - .SVE_PFALSE = { 1025, 1}, - .SVE_PFIRST = { 1026, 1}, - .SVE_PNEXT = { 1027, 1}, - .SVE_BRKA = { 1028, 0}, - .SVE_BRKB = { 1028, 0}, - .SVE_BRKAS = { 1028, 0}, - .SVE_BRKBS = { 1028, 0}, - .SVE_BRKPA = { 1028, 0}, - .SVE_BRKPB = { 1028, 0}, - .SVE_BRKN = { 1028, 0}, - .SVE_RDFFR = { 1028, 0}, - .SVE_WRFFR = { 1028, 0}, - .SVE_SETFFR = { 1028, 0}, - .SVE_CMPEQ = { 1028, 4}, - .SVE_CMPNE = { 1032, 4}, - .SVE_CMPGE = { 1036, 4}, - .SVE_CMPGT = { 1040, 4}, - .SVE_CMPLE = { 1044, 0}, - .SVE_CMPLT = { 1044, 0}, - .SVE_CMPHI = { 1044, 4}, - .SVE_CMPHS = { 1048, 4}, - .SVE_CMPLO = { 1052, 0}, - .SVE_CMPLS = { 1052, 0}, - .SVE_FCMEQ = { 1052, 0}, - .SVE_FCMNE = { 1052, 0}, - .SVE_FCMGE = { 1052, 0}, - .SVE_FCMGT = { 1052, 0}, - .SVE_FCMLE = { 1052, 0}, - .SVE_FCMLT = { 1052, 0}, - .SVE_FCMUO = { 1052, 0}, - .SVE_DUP_Z = { 1052, 4}, - .SVE_INSR = { 1056, 0}, - .SVE_REV_Z = { 1056, 4}, - .SVE_REV_P = { 1060, 1}, - .SVE_TBL = { 1061, 4}, - .SVE_ZIP1_Z = { 1065, 4}, - .SVE_ZIP2_Z = { 1069, 4}, - .SVE_UZP1_Z = { 1073, 4}, - .SVE_UZP2_Z = { 1077, 4}, - .SVE_TRN1_Z = { 1081, 4}, - .SVE_TRN2_Z = { 1085, 4}, - .SVE_ZIP1_P = { 1089, 1}, - .SVE_ZIP2_P = { 1090, 1}, - .SVE_UZP1_P = { 1091, 1}, - .SVE_UZP2_P = { 1092, 1}, - .SVE_TRN1_P = { 1093, 1}, - .SVE_TRN2_P = { 1094, 1}, - .SVE_CPY_Z = { 1095, 0}, - .SVE_COMPACT = { 1095, 0}, - .SVE_EXT_Z = { 1095, 0}, - .SVE_LD1B = { 1095, 1}, - .SVE_LD1H = { 1096, 1}, - .SVE_LD1W = { 1097, 1}, - .SVE_LD1D = { 1098, 1}, - .SVE_LD1SB = { 1099, 1}, - .SVE_LD1SH = { 1100, 1}, - .SVE_LD1SW = { 1101, 1}, - .SVE_ST1B = { 1102, 1}, - .SVE_ST1H = { 1103, 1}, - .SVE_ST1W = { 1104, 1}, - .SVE_ST1D = { 1105, 1}, - .SVE_LDR_Z = { 1106, 1}, - .SVE_STR_Z = { 1107, 1}, - .SVE_LDR_P = { 1108, 1}, - .SVE_STR_P = { 1109, 1}, - .SVE_LDFF1B = { 1110, 1}, - .SVE_LDFF1H = { 1111, 1}, - .SVE_LDFF1W = { 1112, 1}, - .SVE_LDFF1D = { 1113, 1}, - .SVE_WHILEGE = { 1114, 1}, - .SVE_WHILEGT = { 1115, 1}, - .SVE_WHILELE = { 1116, 1}, - .SVE_WHILELT = { 1117, 1}, - .SVE_WHILEHI = { 1118, 1}, - .SVE_WHILEHS = { 1119, 1}, - .SVE_WHILELO = { 1120, 1}, - .SVE_WHILELS = { 1121, 1}, - .SVE_SQRDMLAH = { 1122, 4}, - .SVE_SQRDMLSH = { 1126, 4}, - .SVE_ADCLB = { 1130, 2}, - .SVE_ADCLT = { 1132, 2}, - .SVE_SBCLB = { 1134, 2}, - .SVE_SBCLT = { 1136, 2}, - .SVE_TBL2 = { 1138, 1}, - .SVE_TBX = { 1139, 1}, - .SVE_AESE = { 1140, 1}, - .SVE_AESD = { 1141, 1}, - .SVE_AESMC = { 1142, 1}, - .SVE_AESIMC = { 1143, 1}, - .SVE_BCAX_Z = { 1144, 0}, - .SVE_XAR_Z = { 1144, 0}, - .SVE_EOR3_Z = { 1144, 0}, - .SVE_MATCH = { 1144, 2}, - .SVE_NMATCH = { 1146, 2}, - .SVE_HISTCNT = { 1148, 2}, - .SVE_HISTSEG = { 1150, 1}, - .SME_SMSTART = { 1151, 1}, - .SME_SMSTOP = { 1152, 1}, - .SME_RDSVL = { 1153, 1}, - .SME_ADDHA = { 1154, 0}, - .SME_ADDVA = { 1154, 0}, - .SME_ZERO = { 1154, 1}, - .SME_FMOPA = { 1155, 1}, - .SME_FMOPS = { 1156, 1}, - .SME_BFMOPA = { 1157, 1}, - .SME_BFMOPS = { 1158, 1}, - .SME_SMOPA = { 1159, 2}, - .SME_SMOPS = { 1161, 2}, - .SME_UMOPA = { 1163, 2}, - .SME_UMOPS = { 1165, 2}, - .SME_USMOPA = { 1167, 1}, - .SME_SUMOPA = { 1168, 1}, - .SME_MOVA_TO_Z = { 1169, 0}, - .SME_MOVA_TO_ZA = { 1169, 0}, - .SME_LD1B_ZA = { 1169, 0}, - .SME_LD1H_ZA = { 1169, 0}, - .SME_LD1W_ZA = { 1169, 0}, - .SME_LD1D_ZA = { 1169, 0}, - .SME_LD1Q_ZA = { 1169, 0}, - .SME_ST1B_ZA = { 1169, 0}, - .SME_ST1H_ZA = { 1169, 0}, - .SME_ST1W_ZA = { 1169, 0}, - .SME_ST1D_ZA = { 1169, 0}, - .SME_ST1Q_ZA = { 1169, 0}, - .SME_LDR_ZA = { 1169, 1}, - .SME_STR_ZA = { 1170, 1}, - .SVE_FMLA_IDX_H = { 1171, 1}, - .SVE_FMLA_IDX_S = { 1172, 1}, - .SVE_FMLA_IDX_D = { 1173, 1}, - .SVE_FMLS_IDX_H = { 1174, 1}, - .SVE_FMLS_IDX_S = { 1175, 1}, - .SVE_FMLS_IDX_D = { 1176, 1}, - .SVE_LD1B_GATHER_S = { 1177, 1}, - .SVE_LD1B_GATHER_D = { 1178, 1}, - .SVE_LD1H_GATHER_S = { 1179, 1}, - .SVE_LD1H_GATHER_D = { 1180, 1}, - .SVE_LD1W_GATHER_S = { 1181, 1}, - .SVE_LD1W_GATHER_D = { 1182, 1}, - .SVE_LD1D_GATHER_D = { 1183, 1}, - .SVE_LD1SB_GATHER_S = { 1184, 1}, - .SVE_LD1SB_GATHER_D = { 1185, 1}, - .SVE_LD1SH_GATHER_S = { 1186, 1}, - .SVE_LD1SH_GATHER_D = { 1187, 1}, - .SVE_LD1SW_GATHER_D = { 1188, 1}, - .SVE_ST1B_SCATTER_S = { 1189, 1}, - .SVE_ST1B_SCATTER_D = { 1190, 1}, - .SVE_ST1H_SCATTER_S = { 1191, 1}, - .SVE_ST1H_SCATTER_D = { 1192, 1}, - .SVE_ST1W_SCATTER_S = { 1193, 1}, - .SVE_ST1W_SCATTER_D = { 1194, 1}, - .SVE_ST1D_SCATTER_D = { 1195, 1}, - .SME_LD1B_TILE = { 1196, 1}, - .SME_LD1H_TILE = { 1197, 1}, - .SME_LD1W_TILE = { 1198, 1}, - .SME_LD1D_TILE = { 1199, 1}, - .SME_LD1Q_TILE = { 1200, 1}, - .SME_ST1B_TILE = { 1201, 1}, - .SME_ST1H_TILE = { 1202, 1}, - .SME_ST1W_TILE = { 1203, 1}, - .SME_ST1D_TILE = { 1204, 1}, - .SME_ST1Q_TILE = { 1205, 1}, - .SME_MOVA_Z_FROM_TILE = { 1206, 1}, - .SME_MOVA_TILE_FROM_Z = { 1207, 1}, - .FCMLA_4H = { 1208, 1}, - .FCMLA_8H = { 1209, 1}, - .FCMLA_4S = { 1210, 1}, - .FCMLA_2D = { 1211, 1}, - .FCADD_4H = { 1212, 1}, - .FCADD_8H = { 1213, 1}, - .FCADD_4S = { 1214, 1}, - .FCADD_2D = { 1215, 1}, - .SVE_PRFB = { 1216, 1}, - .SVE_PRFH = { 1217, 1}, - .SVE_PRFW = { 1218, 1}, - .SVE_PRFD = { 1219, 1}, - .SVE_LDNT1B = { 1220, 1}, - .SVE_LDNT1H = { 1221, 1}, - .SVE_LDNT1W = { 1222, 1}, - .SVE_LDNT1D = { 1223, 1}, - .SVE_STNT1B = { 1224, 1}, - .SVE_STNT1H = { 1225, 1}, - .SVE_STNT1W = { 1226, 1}, - .SVE_STNT1D = { 1227, 1}, - .SVE_EXT = { 1228, 1}, - .SVE_SPLICE = { 1229, 1}, - .SVE_INDEX_II = { 1230, 1}, - .SVE_INDEX_IR = { 1231, 1}, - .SVE_INDEX_RI = { 1232, 1}, - .SVE_INDEX_RR = { 1233, 1}, - .SVE_BSL = { 1234, 1}, - .SVE_BSL1N = { 1235, 1}, - .SVE_BSL2N = { 1236, 1}, - .SVE_NBSL = { 1237, 1}, - .SVE_PMUL_VEC = { 1238, 1}, - .SVE_PMULLB = { 1239, 1}, - .SVE_PMULLT = { 1240, 1}, - .SVE_BFCVT = { 1241, 1}, - .SVE_BFCVTNT = { 1242, 1}, - .LDRAA = { 1243, 1}, - .LDRAB = { 1244, 1}, - .LDRAA_PRE = { 1245, 1}, - .LDRAB_PRE = { 1246, 1}, - .TSTART = { 1247, 1}, - .TCOMMIT = { 1248, 1}, - .TCANCEL = { 1249, 1}, - .TTEST = { 1250, 1}, - .WFET = { 1251, 1}, - .WFIT = { 1252, 1}, - .BC_COND = { 1253, 1}, - .UXTB = { 1254, 1}, - .UXTH = { 1255, 1}, - .UXTW = { 1256, 1}, - .SXTB = { 1257, 1}, - .SXTH = { 1258, 1}, - .SXTW = { 1259, 1}, - .ADC = { 1260, 2}, - .ADCS = { 1262, 2}, - .SBC = { 1264, 2}, - .SBCS = { 1266, 2}, - .NGC = { 1268, 2}, - .NGCS = { 1270, 2}, - .LDAPUR = { 1272, 2}, - .STLUR = { 1274, 2}, - .LDAPURB = { 1276, 1}, - .STLURB = { 1277, 1}, - .LDAPURH = { 1278, 1}, - .STLURH = { 1279, 1}, - .LDAPURSB = { 1280, 2}, - .LDAPURSH = { 1282, 2}, - .LDAPURSW = { 1284, 1}, - .SVE_BFADD = { 1285, 1}, - .SVE_BFSUB = { 1286, 1}, - .SVE_BFMUL = { 1287, 1}, - .SVE_BFMLA = { 1288, 1}, - .SVE_BFMLS = { 1289, 1}, - .SB = { 1290, 1}, - .CSDB = { 1291, 1}, - .DGH = { 1292, 1}, - .PSB_CSYNC = { 1293, 1}, - .TSB_CSYNC = { 1294, 1}, - .BTI_J = { 1295, 1}, - .BTI_C = { 1296, 1}, - .BTI_JC = { 1297, 1}, - .MOV_V_ALIAS = { 1298, 2}, - .NOT_V_ALIAS = { 1300, 2}, - .LSL_IMM = { 1302, 2}, - .LSR_IMM = { 1304, 2}, - .ASR_IMM = { 1306, 2}, - .ROR_IMM = { 1308, 2}, - .SVE_BFADD_UNPRED = { 1310, 1}, - .SVE_BFSUB_UNPRED = { 1311, 1}, - .SVE_BFMUL_UNPRED = { 1312, 1}, - .SVE_BFCLAMP = { 1313, 1}, - .SVE_BFMAXNM = { 1314, 1}, - .SVE_BFMINNM = { 1315, 1}, - .SME2_LUTI2_B = { 1316, 1}, - .SME2_LUTI4_B = { 1317, 1}, - .SME2_LD1B_X2 = { 1318, 1}, - .SME2_LD1H_X2 = { 1319, 1}, - .SME2_LD1W_X2 = { 1320, 1}, - .SME2_LD1D_X2 = { 1321, 1}, - .SME2_LD1B_X4 = { 1322, 1}, - .SME2_LD1H_X4 = { 1323, 1}, - .SME2_LD1W_X4 = { 1324, 1}, - .SME2_LD1D_X4 = { 1325, 1}, - .SME2_ST1B_X2 = { 1326, 1}, - .SME2_ST1H_X2 = { 1327, 1}, - .SME2_ST1W_X2 = { 1328, 1}, - .SME2_ST1D_X2 = { 1329, 1}, - .SME2_ST1B_X4 = { 1330, 1}, - .SME2_ST1H_X4 = { 1331, 1}, - .SME2_ST1W_X4 = { 1332, 1}, - .SME2_ST1D_X4 = { 1333, 1}, - .SME2_ZIP_3 = { 1334, 1}, - .SME2_ZIP_4 = { 1335, 1}, - .SME2_UZP_3 = { 1336, 1}, - .SME2_UZP_4 = { 1337, 1}, - .TLBI_RPALOS = { 1338, 1}, - .TLBI_RPAOS = { 1339, 1}, - .AT_S1E1A = { 1340, 1}, - .DC_CIPAPA = { 1341, 1}, - .DC_CIGDPAPA = { 1342, 1}, - .TLBI_PAALL = { 1343, 1}, - .TLBI_PAALLOS = { 1344, 1}, - .AMX_LDX = { 1345, 1}, - .AMX_LDY = { 1346, 1}, - .AMX_STX = { 1347, 1}, - .AMX_STY = { 1348, 1}, - .AMX_LDZ = { 1349, 1}, - .AMX_STZ = { 1350, 1}, - .AMX_LDZI = { 1351, 1}, - .AMX_STZI = { 1352, 1}, - .AMX_EXTRX = { 1353, 1}, - .AMX_EXTRY = { 1354, 1}, - .AMX_FMA64 = { 1355, 1}, - .AMX_FMS64 = { 1356, 1}, - .AMX_FMA32 = { 1357, 1}, - .AMX_FMS32 = { 1358, 1}, - .AMX_MAC16 = { 1359, 1}, - .AMX_FMA16 = { 1360, 1}, - .AMX_FMS16 = { 1361, 1}, - .AMX_SET = { 1362, 1}, - .AMX_CLR = { 1363, 1}, - .AMX_VECINT = { 1364, 1}, - .AMX_VECFP = { 1365, 1}, - .AMX_MATINT = { 1366, 1}, - .AMX_MATFP = { 1367, 1}, - .AMX_GENLUT = { 1368, 1}, - .CPYP = { 1369, 1}, - .CPYM = { 1370, 1}, - .CPYE = { 1371, 1}, - .CPYFP = { 1372, 1}, - .CPYFM = { 1373, 1}, - .CPYFE = { 1374, 1}, - .SETP = { 1375, 1}, - .SETM = { 1376, 1}, - .SETE = { 1377, 1}, - .DC_IVAC = { 1378, 1}, - .DC_ISW = { 1379, 1}, - .DC_CSW = { 1380, 1}, - .DC_CISW = { 1381, 1}, - .DC_ZVA = { 1382, 1}, - .DC_CVAC = { 1383, 1}, - .DC_CVAU = { 1384, 1}, - .DC_CIVAC = { 1385, 1}, - .IC_IALLUIS = { 1386, 1}, - .IC_IALLU = { 1387, 1}, - .IC_IVAU = { 1388, 1}, - .AT_S1E1R = { 1389, 1}, - .AT_S1E1W = { 1390, 1}, - .AT_S1E0R = { 1391, 1}, - .AT_S1E0W = { 1392, 1}, - .AT_S1E2R = { 1393, 1}, - .AT_S1E2W = { 1394, 1}, - .AT_S1E3R = { 1395, 1}, - .AT_S1E3W = { 1396, 1}, - .AT_S12E1R = { 1397, 1}, - .AT_S12E1W = { 1398, 1}, - .AT_S12E0R = { 1399, 1}, - .AT_S12E0W = { 1400, 1}, - .TLBI_VMALLE1 = { 1401, 1}, - .TLBI_VMALLE1IS = { 1402, 1}, - .TLBI_VAE1 = { 1403, 1}, - .TLBI_VAE1IS = { 1404, 1}, - .TLBI_ASIDE1 = { 1405, 1}, - .TLBI_ASIDE1IS = { 1406, 1}, - .TLBI_VAAE1 = { 1407, 1}, - .TLBI_VAAE1IS = { 1408, 1}, - .TLBI_VALE1 = { 1409, 1}, - .TLBI_VALE1IS = { 1410, 1}, - .TLBI_VAALE1 = { 1411, 1}, - .TLBI_VAALE1IS = { 1412, 1}, - .TLBI_ALLE1 = { 1413, 1}, - .TLBI_ALLE1IS = { 1414, 1}, - .TLBI_ALLE2 = { 1415, 1}, - .TLBI_ALLE2IS = { 1416, 1}, - .TLBI_ALLE3 = { 1417, 1}, - .TLBI_ALLE3IS = { 1418, 1}, - .PRFM = { 1419, 1}, - .PRFUM = { 1420, 1}, - .PRFM_LIT = { 1421, 1}, - .MOV_REG = { 1422, 2}, - .MOV_BITMASK = { 1424, 2}, - .MVN = { 1426, 2}, - .NEG_SR = { 1428, 2}, - .NEGS = { 1430, 2}, - .CMP_SR = { 1432, 2}, - .CMP_ER = { 1434, 2}, - .CMP_IMM = { 1436, 2}, - .CMN_SR = { 1438, 2}, - .CMN_ER = { 1440, 2}, - .CMN_IMM = { 1442, 2}, - .TST_SR = { 1444, 2}, + .SADDL = { 691, 3}, + .SADDL2 = { 694, 3}, + .UADDL = { 697, 3}, + .UADDL2 = { 700, 3}, + .SSUBL = { 703, 3}, + .SSUBL2 = { 706, 3}, + .USUBL = { 709, 3}, + .USUBL2 = { 712, 3}, + .SADDW = { 715, 0}, + .SADDW2 = { 715, 0}, + .UADDW = { 715, 0}, + .UADDW2 = { 715, 0}, + .SSUBW = { 715, 0}, + .SSUBW2 = { 715, 0}, + .USUBW = { 715, 0}, + .USUBW2 = { 715, 0}, + .RADDHN = { 715, 0}, + .RADDHN2 = { 715, 0}, + .RSUBHN = { 715, 0}, + .RSUBHN2 = { 715, 0}, + .ADDHN = { 715, 0}, + .ADDHN2 = { 715, 0}, + .SUBHN = { 715, 0}, + .SUBHN2 = { 715, 0}, + .XTN = { 715, 0}, + .XTN2 = { 715, 0}, + .SQXTN = { 715, 0}, + .SQXTN2 = { 715, 0}, + .UQXTN = { 715, 0}, + .UQXTN2 = { 715, 0}, + .SQXTUN = { 715, 0}, + .SQXTUN2 = { 715, 0}, + .SMULL_V = { 715, 3}, + .SMULL2_V = { 718, 3}, + .UMULL_V = { 721, 3}, + .UMULL2_V = { 724, 3}, + .SMLAL = { 727, 3}, + .SMLAL2 = { 730, 3}, + .UMLAL = { 733, 3}, + .UMLAL2 = { 736, 3}, + .SMLSL = { 739, 3}, + .SMLSL2 = { 742, 3}, + .UMLSL = { 745, 3}, + .UMLSL2 = { 748, 3}, + .SQDMULL = { 751, 2}, + .SQDMULL2 = { 753, 2}, + .SQDMLAL = { 755, 2}, + .SQDMLAL2 = { 757, 2}, + .SQDMLSL = { 759, 2}, + .SQDMLSL2 = { 761, 2}, + .SQDMULH = { 763, 4}, + .SQRDMULH = { 767, 4}, + .SDOT = { 771, 2}, + .UDOT = { 773, 2}, + .USDOT = { 775, 0}, + .FADD_V = { 775, 3}, + .FSUB_V = { 778, 3}, + .FMUL_V = { 781, 3}, + .FDIV_V = { 784, 3}, + .FNEG_V = { 787, 0}, + .FABS_V = { 787, 0}, + .FSQRT_V = { 787, 0}, + .FMLA_V = { 787, 2}, + .FMLS_V = { 789, 2}, + .FMULX = { 791, 0}, + .FMAX_V = { 791, 0}, + .FMIN_V = { 791, 0}, + .FMAXNM_V = { 791, 0}, + .FMINNM_V = { 791, 0}, + .FMAXP_V = { 791, 0}, + .FMINP_V = { 791, 0}, + .FMAXNMP = { 791, 0}, + .FMINNMP = { 791, 0}, + .FMAXV_V = { 791, 0}, + .FMINV_V = { 791, 0}, + .FMAXNMV = { 791, 0}, + .FMINNMV = { 791, 0}, + .FRECPE = { 791, 0}, + .FRSQRTE = { 791, 0}, + .FRECPS = { 791, 0}, + .FRSQRTS = { 791, 0}, + .FRECPX = { 791, 0}, + .FADDP_V = { 791, 0}, + .FRINTA_V = { 791, 0}, + .FRINTI_V = { 791, 0}, + .FRINTM_V = { 791, 0}, + .FRINTN_V = { 791, 0}, + .FRINTP_V = { 791, 0}, + .FRINTX_V = { 791, 0}, + .FRINTZ_V = { 791, 0}, + .SCVTF_V = { 791, 0}, + .UCVTF_V = { 791, 0}, + .FCVTAS_V = { 791, 0}, + .FCVTAU_V = { 791, 0}, + .FCVTMS_V = { 791, 0}, + .FCVTMU_V = { 791, 0}, + .FCVTNS_V = { 791, 0}, + .FCVTNU_V = { 791, 0}, + .FCVTPS_V = { 791, 0}, + .FCVTPU_V = { 791, 0}, + .FCVTZS_V = { 791, 0}, + .FCVTZU_V = { 791, 0}, + .FCVTL = { 791, 0}, + .FCVTL2 = { 791, 0}, + .FCVTN = { 791, 0}, + .FCVTN2 = { 791, 0}, + .FCVTXN = { 791, 0}, + .FCVTXN2 = { 791, 0}, + .FCMEQ = { 791, 0}, + .FCMGE = { 791, 0}, + .FCMGT = { 791, 0}, + .FCMLE = { 791, 0}, + .FCMLT = { 791, 0}, + .FACGE = { 791, 0}, + .FACGT = { 791, 0}, + .CMEQ = { 791, 4}, + .CMGE = { 795, 7}, + .CMGT = { 802, 2}, + .CMHI = { 804, 2}, + .CMHS = { 806, 7}, + .CMLE = { 813, 0}, + .CMLT = { 813, 0}, + .CMTST = { 813, 7}, + .AND_V = { 820, 1}, + .ORR_V = { 821, 1}, + .EOR_V = { 822, 1}, + .BIC_V = { 823, 1}, + .ORN_V = { 824, 1}, + .MVN_V = { 825, 0}, + .BIT = { 825, 1}, + .BIF = { 826, 1}, + .BSL = { 827, 1}, + .SHL_V = { 828, 0}, + .SQSHL_V = { 828, 0}, + .SQSHLU = { 828, 0}, + .SRSHL = { 828, 7}, + .URSHL = { 835, 7}, + .SSHR = { 842, 0}, + .USHR = { 842, 0}, + .SSRA = { 842, 0}, + .USRA = { 842, 0}, + .SRSHR = { 842, 0}, + .URSHR = { 842, 0}, + .SRSRA = { 842, 0}, + .URSRA = { 842, 0}, + .SSHL = { 842, 7}, + .USHL = { 849, 7}, + .SLI = { 856, 0}, + .SRI = { 856, 0}, + .SSHLL = { 856, 0}, + .SSHLL2 = { 856, 0}, + .USHLL = { 856, 0}, + .USHLL2 = { 856, 0}, + .SXTL = { 856, 0}, + .SXTL2 = { 856, 0}, + .UXTL = { 856, 0}, + .UXTL2 = { 856, 0}, + .SHRN = { 856, 0}, + .SHRN2 = { 856, 0}, + .RSHRN = { 856, 0}, + .RSHRN2 = { 856, 0}, + .SQSHRN = { 856, 0}, + .SQSHRN2 = { 856, 0}, + .UQSHRN = { 856, 0}, + .UQSHRN2 = { 856, 0}, + .SQRSHRN = { 856, 0}, + .SQRSHRN2 = { 856, 0}, + .UQRSHRN = { 856, 0}, + .UQRSHRN2 = { 856, 0}, + .SQSHRUN = { 856, 0}, + .SQSHRUN2 = { 856, 0}, + .SQRSHRUN = { 856, 0}, + .SQRSHRUN2 = { 856, 0}, + .DUP_V = { 856, 0}, + .INS = { 856, 0}, + .MOV_V = { 856, 0}, + .EXT_V = { 856, 0}, + .TBL = { 856, 0}, + .TBX = { 856, 0}, + .ZIP1 = { 856, 0}, + .ZIP2 = { 856, 0}, + .UZP1 = { 856, 0}, + .UZP2 = { 856, 0}, + .TRN1 = { 856, 0}, + .TRN2 = { 856, 0}, + .NOT_V = { 856, 2}, + .RBIT_V = { 858, 2}, + .REV16_V = { 860, 2}, + .REV32_V = { 862, 4}, + .REV64 = { 866, 6}, + .CLS_V = { 872, 6}, + .CLZ_V = { 878, 6}, + .CNT = { 884, 2}, + .URECPE_V = { 886, 2}, + .URSQRTE_V = { 888, 2}, + .MOVI = { 890, 0}, + .MVNI = { 890, 0}, + .FMOV_V_IMM = { 890, 0}, + .LD1 = { 890, 4}, + .LD2 = { 894, 0}, + .LD3 = { 894, 0}, + .LD4 = { 894, 0}, + .ST1 = { 894, 4}, + .ST2 = { 898, 0}, + .ST3 = { 898, 0}, + .ST4 = { 898, 0}, + .LD1R = { 898, 0}, + .LD2R = { 898, 0}, + .LD3R = { 898, 0}, + .LD4R = { 898, 0}, + .LD1_LANE = { 898, 0}, + .LD2_LANE = { 898, 0}, + .LD3_LANE = { 898, 0}, + .LD4_LANE = { 898, 0}, + .ST1_LANE = { 898, 0}, + .ST2_LANE = { 898, 0}, + .ST3_LANE = { 898, 0}, + .ST4_LANE = { 898, 0}, + .LDR_V = { 898, 5}, + .STR_V = { 903, 5}, + .LDP_V = { 908, 0}, + .STP_V = { 908, 0}, + .LDUR_V = { 908, 0}, + .STUR_V = { 908, 0}, + .SVE_ADD_Z = { 908, 4}, + .SVE_SUB_Z = { 912, 4}, + .SVE_SQADD_Z = { 916, 4}, + .SVE_UQADD_Z = { 920, 4}, + .SVE_SQSUB_Z = { 924, 4}, + .SVE_UQSUB_Z = { 928, 4}, + .SVE_ADD_PRED = { 932, 4}, + .SVE_SUB_PRED = { 936, 4}, + .SVE_SUBR_PRED = { 940, 4}, + .SVE_MUL_PRED = { 944, 4}, + .SVE_SMULH_PRED = { 948, 4}, + .SVE_UMULH_PRED = { 952, 4}, + .SVE_SDIV_PRED = { 956, 2}, + .SVE_UDIV_PRED = { 958, 2}, + .SVE_SMAX_PRED = { 960, 4}, + .SVE_UMAX_PRED = { 964, 4}, + .SVE_SMIN_PRED = { 968, 4}, + .SVE_UMIN_PRED = { 972, 4}, + .SVE_SABD_PRED = { 976, 4}, + .SVE_UABD_PRED = { 980, 4}, + .SVE_AND_PRED = { 984, 1}, + .SVE_ORR_PRED = { 985, 1}, + .SVE_EOR_PRED = { 986, 1}, + .SVE_BIC_PRED = { 987, 1}, + .SVE_ASR_PRED = { 988, 4}, + .SVE_LSL_PRED = { 992, 4}, + .SVE_LSR_PRED = { 996, 4}, + .SVE_ASRR_PRED = { 1000, 0}, + .SVE_LSLR_PRED = { 1000, 0}, + .SVE_LSRR_PRED = { 1000, 0}, + .SVE_ABS_PRED = { 1000, 4}, + .SVE_NEG_PRED = { 1004, 4}, + .SVE_CLS_PRED = { 1008, 4}, + .SVE_CLZ_PRED = { 1012, 4}, + .SVE_CNT_PRED = { 1016, 4}, + .SVE_MOV_PRED = { 1020, 0}, + .SVE_FADD_Z = { 1020, 3}, + .SVE_FSUB_Z = { 1023, 3}, + .SVE_FMUL_Z = { 1026, 3}, + .SVE_FRECPS = { 1029, 3}, + .SVE_FRSQRTS = { 1032, 3}, + .SVE_FTSMUL = { 1035, 3}, + .SVE_FADD_PRED = { 1038, 3}, + .SVE_FSUB_PRED = { 1041, 3}, + .SVE_FSUBR_PRED = { 1044, 0}, + .SVE_FMUL_PRED = { 1044, 3}, + .SVE_FDIV_PRED = { 1047, 3}, + .SVE_FDIVR_PRED = { 1050, 0}, + .SVE_FMAX_PRED = { 1050, 3}, + .SVE_FMIN_PRED = { 1053, 3}, + .SVE_FMAXNM_PRED = { 1056, 3}, + .SVE_FMINNM_PRED = { 1059, 3}, + .SVE_FABS_Z = { 1062, 3}, + .SVE_FNEG_Z = { 1065, 3}, + .SVE_FSQRT_Z = { 1068, 3}, + .SVE_FRECPX_Z = { 1071, 0}, + .SVE_FRINTN = { 1071, 0}, + .SVE_FRINTP = { 1071, 0}, + .SVE_FRINTM = { 1071, 0}, + .SVE_FRINTZ = { 1071, 0}, + .SVE_FRINTA = { 1071, 0}, + .SVE_FRINTX = { 1071, 0}, + .SVE_FRINTI = { 1071, 0}, + .SVE_FMLA = { 1071, 3}, + .SVE_FMLS = { 1074, 3}, + .SVE_FNMLA = { 1077, 3}, + .SVE_FNMLS = { 1080, 3}, + .SVE_AND_P = { 1083, 1}, + .SVE_BIC_P = { 1084, 1}, + .SVE_ORR_P = { 1085, 1}, + .SVE_EOR_P = { 1086, 1}, + .SVE_NAND_P = { 1087, 1}, + .SVE_NOR_P = { 1088, 1}, + .SVE_ORN_P = { 1089, 1}, + .SVE_SEL_P = { 1090, 1}, + .SVE_ANDS_P = { 1091, 1}, + .SVE_BICS_P = { 1092, 1}, + .SVE_ORRS_P = { 1093, 1}, + .SVE_EORS_P = { 1094, 1}, + .SVE_NANDS_P = { 1095, 0}, + .SVE_NORS_P = { 1095, 0}, + .SVE_ORNS_P = { 1095, 0}, + .SVE_NOT_P = { 1095, 0}, + .SVE_MOV_P = { 1095, 0}, + .SVE_MOVS_P = { 1095, 0}, + .SVE_PTRUE = { 1095, 1}, + .SVE_PTRUES = { 1096, 1}, + .SVE_PFALSE = { 1097, 1}, + .SVE_PFIRST = { 1098, 1}, + .SVE_PNEXT = { 1099, 1}, + .SVE_BRKA = { 1100, 0}, + .SVE_BRKB = { 1100, 0}, + .SVE_BRKAS = { 1100, 0}, + .SVE_BRKBS = { 1100, 0}, + .SVE_BRKPA = { 1100, 0}, + .SVE_BRKPB = { 1100, 0}, + .SVE_BRKN = { 1100, 0}, + .SVE_RDFFR = { 1100, 0}, + .SVE_WRFFR = { 1100, 0}, + .SVE_SETFFR = { 1100, 0}, + .SVE_CMPEQ = { 1100, 4}, + .SVE_CMPNE = { 1104, 4}, + .SVE_CMPGE = { 1108, 4}, + .SVE_CMPGT = { 1112, 4}, + .SVE_CMPLE = { 1116, 0}, + .SVE_CMPLT = { 1116, 0}, + .SVE_CMPHI = { 1116, 4}, + .SVE_CMPHS = { 1120, 4}, + .SVE_CMPLO = { 1124, 0}, + .SVE_CMPLS = { 1124, 0}, + .SVE_FCMEQ = { 1124, 0}, + .SVE_FCMNE = { 1124, 0}, + .SVE_FCMGE = { 1124, 0}, + .SVE_FCMGT = { 1124, 0}, + .SVE_FCMLE = { 1124, 0}, + .SVE_FCMLT = { 1124, 0}, + .SVE_FCMUO = { 1124, 0}, + .SVE_DUP_Z = { 1124, 4}, + .SVE_INSR = { 1128, 0}, + .SVE_REV_Z = { 1128, 4}, + .SVE_REV_P = { 1132, 1}, + .SVE_TBL = { 1133, 4}, + .SVE_ZIP1_Z = { 1137, 4}, + .SVE_ZIP2_Z = { 1141, 4}, + .SVE_UZP1_Z = { 1145, 4}, + .SVE_UZP2_Z = { 1149, 4}, + .SVE_TRN1_Z = { 1153, 4}, + .SVE_TRN2_Z = { 1157, 4}, + .SVE_ZIP1_P = { 1161, 1}, + .SVE_ZIP2_P = { 1162, 1}, + .SVE_UZP1_P = { 1163, 1}, + .SVE_UZP2_P = { 1164, 1}, + .SVE_TRN1_P = { 1165, 1}, + .SVE_TRN2_P = { 1166, 1}, + .SVE_CPY_Z = { 1167, 0}, + .SVE_COMPACT = { 1167, 0}, + .SVE_EXT_Z = { 1167, 0}, + .SVE_LD1B = { 1167, 1}, + .SVE_LD1H = { 1168, 1}, + .SVE_LD1W = { 1169, 1}, + .SVE_LD1D = { 1170, 1}, + .SVE_LD1SB = { 1171, 1}, + .SVE_LD1SH = { 1172, 1}, + .SVE_LD1SW = { 1173, 1}, + .SVE_ST1B = { 1174, 1}, + .SVE_ST1H = { 1175, 1}, + .SVE_ST1W = { 1176, 1}, + .SVE_ST1D = { 1177, 1}, + .SVE_LDR_Z = { 1178, 1}, + .SVE_STR_Z = { 1179, 1}, + .SVE_LDR_P = { 1180, 1}, + .SVE_STR_P = { 1181, 1}, + .SVE_LDFF1B = { 1182, 1}, + .SVE_LDFF1H = { 1183, 1}, + .SVE_LDFF1W = { 1184, 1}, + .SVE_LDFF1D = { 1185, 1}, + .SVE_WHILEGE = { 1186, 1}, + .SVE_WHILEGT = { 1187, 1}, + .SVE_WHILELE = { 1188, 1}, + .SVE_WHILELT = { 1189, 1}, + .SVE_WHILEHI = { 1190, 1}, + .SVE_WHILEHS = { 1191, 1}, + .SVE_WHILELO = { 1192, 1}, + .SVE_WHILELS = { 1193, 1}, + .SVE_SQRDMLAH = { 1194, 4}, + .SVE_SQRDMLSH = { 1198, 4}, + .SVE_ADCLB = { 1202, 2}, + .SVE_ADCLT = { 1204, 2}, + .SVE_SBCLB = { 1206, 2}, + .SVE_SBCLT = { 1208, 2}, + .SVE_TBL2 = { 1210, 1}, + .SVE_TBX = { 1211, 1}, + .SVE_AESE = { 1212, 1}, + .SVE_AESD = { 1213, 1}, + .SVE_AESMC = { 1214, 1}, + .SVE_AESIMC = { 1215, 1}, + .SVE_BCAX_Z = { 1216, 0}, + .SVE_XAR_Z = { 1216, 0}, + .SVE_EOR3_Z = { 1216, 0}, + .SVE_MATCH = { 1216, 2}, + .SVE_NMATCH = { 1218, 2}, + .SVE_HISTCNT = { 1220, 2}, + .SVE_HISTSEG = { 1222, 1}, + .SME_SMSTART = { 1223, 1}, + .SME_SMSTOP = { 1224, 1}, + .SME_RDSVL = { 1225, 1}, + .SME_ADDHA = { 1226, 0}, + .SME_ADDVA = { 1226, 0}, + .SME_ZERO = { 1226, 1}, + .SME_FMOPA = { 1227, 1}, + .SME_FMOPS = { 1228, 1}, + .SME_BFMOPA = { 1229, 1}, + .SME_BFMOPS = { 1230, 1}, + .SME_SMOPA = { 1231, 2}, + .SME_SMOPS = { 1233, 2}, + .SME_UMOPA = { 1235, 2}, + .SME_UMOPS = { 1237, 2}, + .SME_USMOPA = { 1239, 1}, + .SME_SUMOPA = { 1240, 1}, + .SME_MOVA_TO_Z = { 1241, 0}, + .SME_MOVA_TO_ZA = { 1241, 0}, + .SME_LD1B_ZA = { 1241, 0}, + .SME_LD1H_ZA = { 1241, 0}, + .SME_LD1W_ZA = { 1241, 0}, + .SME_LD1D_ZA = { 1241, 0}, + .SME_LD1Q_ZA = { 1241, 0}, + .SME_ST1B_ZA = { 1241, 0}, + .SME_ST1H_ZA = { 1241, 0}, + .SME_ST1W_ZA = { 1241, 0}, + .SME_ST1D_ZA = { 1241, 0}, + .SME_ST1Q_ZA = { 1241, 0}, + .SME_LDR_ZA = { 1241, 1}, + .SME_STR_ZA = { 1242, 1}, + .SVE_FMLA_IDX_H = { 1243, 1}, + .SVE_FMLA_IDX_S = { 1244, 1}, + .SVE_FMLA_IDX_D = { 1245, 1}, + .SVE_FMLS_IDX_H = { 1246, 1}, + .SVE_FMLS_IDX_S = { 1247, 1}, + .SVE_FMLS_IDX_D = { 1248, 1}, + .SVE_LD1B_GATHER_S = { 1249, 1}, + .SVE_LD1B_GATHER_D = { 1250, 1}, + .SVE_LD1H_GATHER_S = { 1251, 1}, + .SVE_LD1H_GATHER_D = { 1252, 1}, + .SVE_LD1W_GATHER_S = { 1253, 1}, + .SVE_LD1W_GATHER_D = { 1254, 1}, + .SVE_LD1D_GATHER_D = { 1255, 1}, + .SVE_LD1SB_GATHER_S = { 1256, 1}, + .SVE_LD1SB_GATHER_D = { 1257, 1}, + .SVE_LD1SH_GATHER_S = { 1258, 1}, + .SVE_LD1SH_GATHER_D = { 1259, 1}, + .SVE_LD1SW_GATHER_D = { 1260, 1}, + .SVE_ST1B_SCATTER_S = { 1261, 1}, + .SVE_ST1B_SCATTER_D = { 1262, 1}, + .SVE_ST1H_SCATTER_S = { 1263, 1}, + .SVE_ST1H_SCATTER_D = { 1264, 1}, + .SVE_ST1W_SCATTER_S = { 1265, 1}, + .SVE_ST1W_SCATTER_D = { 1266, 1}, + .SVE_ST1D_SCATTER_D = { 1267, 1}, + .SME_LD1B_TILE = { 1268, 1}, + .SME_LD1H_TILE = { 1269, 1}, + .SME_LD1W_TILE = { 1270, 1}, + .SME_LD1D_TILE = { 1271, 1}, + .SME_LD1Q_TILE = { 1272, 1}, + .SME_ST1B_TILE = { 1273, 1}, + .SME_ST1H_TILE = { 1274, 1}, + .SME_ST1W_TILE = { 1275, 1}, + .SME_ST1D_TILE = { 1276, 1}, + .SME_ST1Q_TILE = { 1277, 1}, + .SME_MOVA_Z_FROM_TILE = { 1278, 1}, + .SME_MOVA_TILE_FROM_Z = { 1279, 1}, + .FCMLA_4H = { 1280, 1}, + .FCMLA_8H = { 1281, 1}, + .FCMLA_4S = { 1282, 1}, + .FCMLA_2D = { 1283, 1}, + .FCADD_4H = { 1284, 1}, + .FCADD_8H = { 1285, 1}, + .FCADD_4S = { 1286, 1}, + .FCADD_2D = { 1287, 1}, + .SVE_PRFB = { 1288, 1}, + .SVE_PRFH = { 1289, 1}, + .SVE_PRFW = { 1290, 1}, + .SVE_PRFD = { 1291, 1}, + .SVE_LDNT1B = { 1292, 1}, + .SVE_LDNT1H = { 1293, 1}, + .SVE_LDNT1W = { 1294, 1}, + .SVE_LDNT1D = { 1295, 1}, + .SVE_STNT1B = { 1296, 1}, + .SVE_STNT1H = { 1297, 1}, + .SVE_STNT1W = { 1298, 1}, + .SVE_STNT1D = { 1299, 1}, + .SVE_EXT = { 1300, 1}, + .SVE_SPLICE = { 1301, 1}, + .SVE_INDEX_II = { 1302, 1}, + .SVE_INDEX_IR = { 1303, 1}, + .SVE_INDEX_RI = { 1304, 1}, + .SVE_INDEX_RR = { 1305, 1}, + .SVE_BSL = { 1306, 1}, + .SVE_BSL1N = { 1307, 1}, + .SVE_BSL2N = { 1308, 1}, + .SVE_NBSL = { 1309, 1}, + .SVE_PMUL_VEC = { 1310, 1}, + .SVE_PMULLB = { 1311, 1}, + .SVE_PMULLT = { 1312, 1}, + .SVE_BFCVT = { 1313, 1}, + .SVE_BFCVTNT = { 1314, 1}, + .LDRAA = { 1315, 1}, + .LDRAB = { 1316, 1}, + .LDRAA_PRE = { 1317, 1}, + .LDRAB_PRE = { 1318, 1}, + .TSTART = { 1319, 1}, + .TCOMMIT = { 1320, 1}, + .TCANCEL = { 1321, 1}, + .TTEST = { 1322, 1}, + .WFET = { 1323, 1}, + .WFIT = { 1324, 1}, + .BC_COND = { 1325, 1}, + .UXTB = { 1326, 1}, + .UXTH = { 1327, 1}, + .UXTW = { 1328, 1}, + .SXTB = { 1329, 1}, + .SXTH = { 1330, 1}, + .SXTW = { 1331, 1}, + .ADC = { 1332, 2}, + .ADCS = { 1334, 2}, + .SBC = { 1336, 2}, + .SBCS = { 1338, 2}, + .NGC = { 1340, 2}, + .NGCS = { 1342, 2}, + .LDAPUR = { 1344, 2}, + .STLUR = { 1346, 2}, + .LDAPURB = { 1348, 1}, + .STLURB = { 1349, 1}, + .LDAPURH = { 1350, 1}, + .STLURH = { 1351, 1}, + .LDAPURSB = { 1352, 2}, + .LDAPURSH = { 1354, 2}, + .LDAPURSW = { 1356, 1}, + .SVE_BFADD = { 1357, 1}, + .SVE_BFSUB = { 1358, 1}, + .SVE_BFMUL = { 1359, 1}, + .SVE_BFMLA = { 1360, 1}, + .SVE_BFMLS = { 1361, 1}, + .SB = { 1362, 1}, + .CSDB = { 1363, 1}, + .DGH = { 1364, 1}, + .PSB_CSYNC = { 1365, 1}, + .TSB_CSYNC = { 1366, 1}, + .BTI_J = { 1367, 1}, + .BTI_C = { 1368, 1}, + .BTI_JC = { 1369, 1}, + .MOV_V_ALIAS = { 1370, 2}, + .NOT_V_ALIAS = { 1372, 2}, + .LSL_IMM = { 1374, 2}, + .LSR_IMM = { 1376, 2}, + .ASR_IMM = { 1378, 2}, + .ROR_IMM = { 1380, 2}, + .SVE_BFADD_UNPRED = { 1382, 1}, + .SVE_BFSUB_UNPRED = { 1383, 1}, + .SVE_BFMUL_UNPRED = { 1384, 1}, + .SVE_BFCLAMP = { 1385, 1}, + .SVE_BFMAXNM = { 1386, 1}, + .SVE_BFMINNM = { 1387, 1}, + .SME2_LUTI2_B = { 1388, 1}, + .SME2_LUTI4_B = { 1389, 1}, + .SME2_LD1B_X2 = { 1390, 1}, + .SME2_LD1H_X2 = { 1391, 1}, + .SME2_LD1W_X2 = { 1392, 1}, + .SME2_LD1D_X2 = { 1393, 1}, + .SME2_LD1B_X4 = { 1394, 1}, + .SME2_LD1H_X4 = { 1395, 1}, + .SME2_LD1W_X4 = { 1396, 1}, + .SME2_LD1D_X4 = { 1397, 1}, + .SME2_ST1B_X2 = { 1398, 1}, + .SME2_ST1H_X2 = { 1399, 1}, + .SME2_ST1W_X2 = { 1400, 1}, + .SME2_ST1D_X2 = { 1401, 1}, + .SME2_ST1B_X4 = { 1402, 1}, + .SME2_ST1H_X4 = { 1403, 1}, + .SME2_ST1W_X4 = { 1404, 1}, + .SME2_ST1D_X4 = { 1405, 1}, + .SME2_ZIP_3 = { 1406, 1}, + .SME2_ZIP_4 = { 1407, 1}, + .SME2_UZP_3 = { 1408, 1}, + .SME2_UZP_4 = { 1409, 1}, + .TLBI_RPALOS = { 1410, 1}, + .TLBI_RPAOS = { 1411, 1}, + .AT_S1E1A = { 1412, 1}, + .DC_CIPAPA = { 1413, 1}, + .DC_CIGDPAPA = { 1414, 1}, + .TLBI_PAALL = { 1415, 1}, + .TLBI_PAALLOS = { 1416, 1}, + .AMX_LDX = { 1417, 1}, + .AMX_LDY = { 1418, 1}, + .AMX_STX = { 1419, 1}, + .AMX_STY = { 1420, 1}, + .AMX_LDZ = { 1421, 1}, + .AMX_STZ = { 1422, 1}, + .AMX_LDZI = { 1423, 1}, + .AMX_STZI = { 1424, 1}, + .AMX_EXTRX = { 1425, 1}, + .AMX_EXTRY = { 1426, 1}, + .AMX_FMA64 = { 1427, 1}, + .AMX_FMS64 = { 1428, 1}, + .AMX_FMA32 = { 1429, 1}, + .AMX_FMS32 = { 1430, 1}, + .AMX_MAC16 = { 1431, 1}, + .AMX_FMA16 = { 1432, 1}, + .AMX_FMS16 = { 1433, 1}, + .AMX_SET = { 1434, 1}, + .AMX_CLR = { 1435, 1}, + .AMX_VECINT = { 1436, 1}, + .AMX_VECFP = { 1437, 1}, + .AMX_MATINT = { 1438, 1}, + .AMX_MATFP = { 1439, 1}, + .AMX_GENLUT = { 1440, 1}, + .CPYP = { 1441, 1}, + .CPYM = { 1442, 1}, + .CPYE = { 1443, 1}, + .CPYFP = { 1444, 1}, + .CPYFM = { 1445, 1}, + .CPYFE = { 1446, 1}, + .SETP = { 1447, 1}, + .SETM = { 1448, 1}, + .SETE = { 1449, 1}, + .DC_IVAC = { 1450, 1}, + .DC_ISW = { 1451, 1}, + .DC_CSW = { 1452, 1}, + .DC_CISW = { 1453, 1}, + .DC_ZVA = { 1454, 1}, + .DC_CVAC = { 1455, 1}, + .DC_CVAU = { 1456, 1}, + .DC_CIVAC = { 1457, 1}, + .IC_IALLUIS = { 1458, 1}, + .IC_IALLU = { 1459, 1}, + .IC_IVAU = { 1460, 1}, + .AT_S1E1R = { 1461, 1}, + .AT_S1E1W = { 1462, 1}, + .AT_S1E0R = { 1463, 1}, + .AT_S1E0W = { 1464, 1}, + .AT_S1E2R = { 1465, 1}, + .AT_S1E2W = { 1466, 1}, + .AT_S1E3R = { 1467, 1}, + .AT_S1E3W = { 1468, 1}, + .AT_S12E1R = { 1469, 1}, + .AT_S12E1W = { 1470, 1}, + .AT_S12E0R = { 1471, 1}, + .AT_S12E0W = { 1472, 1}, + .TLBI_VMALLE1 = { 1473, 1}, + .TLBI_VMALLE1IS = { 1474, 1}, + .TLBI_VAE1 = { 1475, 1}, + .TLBI_VAE1IS = { 1476, 1}, + .TLBI_ASIDE1 = { 1477, 1}, + .TLBI_ASIDE1IS = { 1478, 1}, + .TLBI_VAAE1 = { 1479, 1}, + .TLBI_VAAE1IS = { 1480, 1}, + .TLBI_VALE1 = { 1481, 1}, + .TLBI_VALE1IS = { 1482, 1}, + .TLBI_VAALE1 = { 1483, 1}, + .TLBI_VAALE1IS = { 1484, 1}, + .TLBI_ALLE1 = { 1485, 1}, + .TLBI_ALLE1IS = { 1486, 1}, + .TLBI_ALLE2 = { 1487, 1}, + .TLBI_ALLE2IS = { 1488, 1}, + .TLBI_ALLE3 = { 1489, 1}, + .TLBI_ALLE3IS = { 1490, 1}, + .PRFM = { 1491, 1}, + .PRFUM = { 1492, 1}, + .PRFM_LIT = { 1493, 1}, + .MOV_REG = { 1494, 2}, + .MOV_BITMASK = { 1496, 2}, + .MVN = { 1498, 2}, + .NEG_SR = { 1500, 2}, + .NEGS = { 1502, 2}, + .CMP_SR = { 1504, 2}, + .CMP_ER = { 1506, 2}, + .CMP_IMM = { 1508, 2}, + .CMN_SR = { 1510, 2}, + .CMN_ER = { 1512, 2}, + .CMN_IMM = { 1514, 2}, + .TST_SR = { 1516, 2}, } diff --git a/core/rexcode/arm64/tablegen/specgen.lua b/core/rexcode/arm64/tablegen/specgen.lua index 0172e1fa8..2196a6364 100644 --- a/core/rexcode/arm64/tablegen/specgen.lua +++ b/core/rexcode/arm64/tablegen/specgen.lua @@ -109,6 +109,55 @@ for _, fam in ipairs(FAMILIES) do sections[#sections+1] = string.format("\t// %s.\n%s", fam.title, table.concat(blocks, "\n")) end +-- Advanced SIMD three-different (long): Vd., Vn., Vm.. +-- Base mnemonics use the low-half source arrangement; the "2" variants use the +-- high half. enc stays VD/VN/VM; only the operand arrangements differ. +local LONG_LOW = {{"8H","8B"},{"4S","4H"},{"2D","2S"}} +local LONG_HIGH = {{"8H","16B"},{"4S","8H"},{"2D","4S"}} +local THREE_DIFF = { + {"SADDL","saddl",LONG_LOW}, {"SADDL2","saddl2",LONG_HIGH}, + {"UADDL","uaddl",LONG_LOW}, {"UADDL2","uaddl2",LONG_HIGH}, + {"SSUBL","ssubl",LONG_LOW}, {"SSUBL2","ssubl2",LONG_HIGH}, + {"USUBL","usubl",LONG_LOW}, {"USUBL2","usubl2",LONG_HIGH}, + {"SMULL_V","smull",LONG_LOW}, {"SMULL2_V","smull2",LONG_HIGH}, + {"UMULL_V","umull",LONG_LOW}, {"UMULL2_V","umull2",LONG_HIGH}, + {"SMLAL","smlal",LONG_LOW}, {"SMLAL2","smlal2",LONG_HIGH}, + {"UMLAL","umlal",LONG_LOW}, {"UMLAL2","umlal2",LONG_HIGH}, + {"SMLSL","smlsl",LONG_LOW}, {"SMLSL2","smlsl2",LONG_HIGH}, + {"UMLSL","umlsl",LONG_LOW}, {"UMLSL2","umlsl2",LONG_HIGH}, + {"SQDMULL","sqdmull",LONG_LOW}, {"SQDMULL2","sqdmull2",LONG_HIGH}, + {"SQDMLAL","sqdmlal",LONG_LOW}, {"SQDMLAL2","sqdmlal2",LONG_HIGH}, + {"SQDMLSL","sqdmlsl",LONG_LOW}, {"SQDMLSL2","sqdmlsl2",LONG_HIGH}, +} +do + local dblocks = {} + for _, it in ipairs(THREE_DIFF) do + local mnem, llvm, pairs = it[1], it[2], it[3] + local rows = {} + for _, pr in ipairs(pairs) do + local d, s = pr[1], pr[2] + local da, sa = ARR[d].asm, ARR[s].asm + local function mk(r) return string.format("%s v%d.%s, v%d.%s, v%d.%s", llvm, r,da, r,sa, r,sa) end + local w0, w31 = word(mk(0)), word(mk(31)) + if w0 and w31 then + local mask = bit.band(bit.bnot(bit.bxor(w0, w31)), 0xFFFFFFFF) + rows[#rows+1] = string.format( + "\t\t{.%s, {.%s, .%s, .%s, .NONE}, {.VD, .VN, .VM, .NONE}, 0x%s, 0x%s, .NEON, {}},", + mnem, ARR[d].vt, ARR[s].vt, ARR[s].vt, + bit.tohex(w0):upper(), bit.tohex(mask):upper()) + n_forms = n_forms + 1 + else + skips[#skips+1] = mnem.." "..d.."<-"..s + end + end + if #rows > 0 then + dblocks[#dblocks+1] = string.format("\t.%s = {\n%s\n\t},", mnem, table.concat(rows, "\n")) + n_mnem = n_mnem + 1 + end + end + sections[#sections+1] = "\t// Advanced SIMD three-different (long).\n" .. table.concat(dblocks, "\n") +end + local region = "\t// SPECGEN:BEGIN\n" .. table.concat(sections, "\n\n") .. "\n\t// SPECGEN:END" local fh = assert(io.open(TABLE, "r")); local src = fh:read("*a"); fh:close() diff --git a/core/rexcode/arm64/tables/arm64.encode_forms.bin b/core/rexcode/arm64/tables/arm64.encode_forms.bin index a6f381be80310d1a13231784462d6bfc710e9e6b..7284eae13823892bcb4de50da6548d1a39b7a81c 100644 GIT binary patch delta 1460 zcmezIka5Oa#tnZ=>$flp@$)k%tEe(CFevab{CV)7iD3()h@c=;ECDViCM*mUTL2Z? z$|xit02Nd4gXrDLC?X^T6-$7NiHV3n#TG!twn6Nzhghr!(Yy`WVz?NR#Za;B$QI{8 z^lnGC7%qlnF;r{^#A1-W3JQGn5Y0Of7AwGfyn_*Lu>#D;I}sKuzZh(3C24g)ujvHV;zKO870p{bI2#XtFKE8?Y zaRbc9w~#G{dgK9 z2w~s^n1PQF22Ow(_!wc}1ek%3;RZ5HfSLCMVcrIqc~21LZ2+66`k#s6DZ;=FFaw_= O4BW85Z}T@(CTjqO-i~bm delta 14 WcmbR7mhs0!#tnZ=H_x&DV+8;{Vh92N diff --git a/core/rexcode/arm64/tables/arm64.encode_runs.bin b/core/rexcode/arm64/tables/arm64.encode_runs.bin index 1612901b0dcd3cce9087e5e5fa3904eba4038a5c..2c5f219a952c0de4eac8064d49edc832a03c045a 100644 GIT binary patch literal 8960 zcmZQT0!$1H3^2?BWwSwP4k*n9rFoz<9|HpeBLf2iKa>`LiVHz$5hyJNr6r)W6qJ^M z(sEE*0ZJ=DX%#4~2BkHiv=)@sfzo=iP}%|N4@W5N z1f`v!vADp?nYx z;>SbHOMudeP&x@pCqvCih4Ry&{0u0a1r^VR(m7D^JSbfN6)%L+MNsh)D8Cd+mqEoV zp!`ZGzZy!{LdEN#{01o91f^S`@~u$14NA8|=?AU~s%|Efo&}|6L+LqCdM=cn2c_pj=><@FA=G_~q2_~V zP@Y;26<-OZS3~KwPAg^TKa@TQr4K{tqfq)dls*Zi zPebXmQ2IOr0|UsNm!b4^D194B--r5VAZSp!e+YHwV<`O;N_ zd#LzFDE||b{tOlW3gv%;@_#_-Ur_oFl>P?|2TEv=e?WyNh-LyMK9JdD&>;ORjF7UM z4N7xBX)Z=c`OFQad7$EaP+9;=3qffSC@lu1C7}8wp|li~mWI+YP+AsB%Ry;*D6IhX z4?Y^?ekG`SWhkuzwO-T?M79p>z$@oH{7o0HvFtbPH5nE0k`7 z((O>X14?&7=`JYU4W)aabT5?dgVOy_dIFT52&E@M>B&%f3Y4A-rKdsZ=}>wGl%5Ht zXF=)NPBUfb36x$6rI$hJCI4j3zXgprME%p?NE9Ll->!YcR}ghPBCU^2$VhwrH?`B<52npls*ZiPeJL^Q2Gp%J`1JKLFw~Q`T~@`2&FGU z>B~_13Y5MIrLRHh>rnazl)ee2Z$atXQ2Gv(z6+)ALFxNY`T>-F2&ErE>BrFY{}f6; zhl;;|(l4R(D=7UMO22{9Z=v)%DE%Hve}K{-q4Xyx{TWJsfzn^0^fxH|9ZLUz(m$c} zFDU&RO8HSdp5R^U&rB6WV(@=L0Wg3)j&O!Zi5lUZy($}H%Ehv2#NH4 zDE$&jzk$;4nIP?^k5KwEl>Q2(zeDMtQ2IACJ^zQ&%*+t|tWcUANtzi_&M86TO9e`+LB(~U@rO)< z%0&}qNI7c?rOlwUIh3}5(w0#DAR1IYTS3LGp|lND9vcm^#~JDlFQ__7XpnheG5w8hSGPS>K;JpCs6tY)Zf@> zkbmDm)qQ}{U!e34DE$YjA4G$g|Dp8?6APriVTIBhP?{S`^Fe7rC@liAjDdjxM1#x` zhl)!<#X&SkTox*>0Hu|ov>KGwgwi@tS|6&P5*lQ$5!5_WC~X0ytyv)Drwx?0h0=CV z+8#c7@VzP}&{peo|;q`RoDJ?+K;7ptLuX_JNv9O&Vlm01KoX z34ziPP&x)A$-uyXOoN0Hpz-9#uo2})0f(o>-HR46?S zN>7KjB zD7^|APV1obCKgD0bPJT;2BmjE>0MBLyP@GvDE$;lKZDZGq4WzV{Sr#Qg3_;{ z^cyJs7D~T^((j@42Ppj!N`HdVpP}>@DE$>me}mHBq4WE{APmE%ut#IO0z;~HYm*wr8%H9CzR%b(%ev*2TJooX+9{;52Xd5 zv>=ogg3`iJS_DdqLTNE5Ee@q6ptK~EmV(mKP+A5`%R*^6C@l}A6`-^tlvaY$%1~Mb zN~=O?H7KnPr8S_mCY08K(%Mj32TJQgX+0>d52X#Dv>}u>g3`uN+JqHSewaaN3n*;` zrEQ?J9h7!}(oRs?1!|5fly-yC?oiqTs?G~a`#{Bgp|l^A_J`5|P&yDw2SMpzC>;W& zL!opSln#f|5l}i3N=HHMje*i}P&xrhCqd~HD4hn?mky;fpmZjb&Vtg}P&x-n=R)Z` zD4h?b3!ro%lrDnO#ZbBgN|!?EGALaRr7NIxC6um$($!G921?gL={hJ~52YKRbR(2* zg3`@Ux&=zNLg_Xr-43NYpmZmc?t;?YP`U?7_d@ADDBTaGCqU_mP6uV^7L=Y1rRPBDxlno@l%5Zz7eMKSP z>6K7=6_j2LrPn~|wNQE;lwJ>|H$dr)P77t|7nI%& zrT0MTy-<1|l->`e4?yXIQ2G#*J`AOgK61|U6qG&C`LzX-V literal 8960 zcmZQT0!$1H3^2?BWwSwP4k*n9rFoz<9|HpeBLf2iKa>`LiVHz$5hyJNr6r)W6qJ^M z(sEE*0ZJ=DX%#4~2BkHiv=)@sfzo=iP}%|N4@W5N z1f`v!vADp?nYx z;>SbHOMudeP&x@pCqvCih4Ry&{0u0a1r^VR(m7D^JSbfN6)%L+MNsh)D8Cd+mqEoV zp!`ZGzZy!{LdEN#{01o91f^S`@~u$14NA8|=?AU~s%|Efo&}|6L+LqCdM=cn2c_pj=><@FA=G_~q2_~V zP@Y;26<-OZS3~KwPAg^TKa@TQr4K{tqfq)dls*Zi zPebXmQ2IOr0|UsNm!b4^D194B--r5VAZSp!e+YHwV<`O;N_ zd#LzFDE||b{tOlW3gv%;@_#_-Ur_oFl>P?|2TEv=e?WyNh-LyMK9JdD&>;ORjF7UM z4N7xBX)Z=c`OFQad7$EaP+9;=3qffSC@lu1C7}8wp|li~mWI+YP+AsB%Ry;*D6IhX z4?Y^?ekG`SWhkuzwO-T?M79p>z$@oH{7o0HvFtbPH5nE0k`7 z((O>X14?&7=`JYU4W)aabT5?dgVOy_dIFT52&E@M>B&%f3Y4A-rKdsZ=}>wGl%5Ht zXF=)NPBUfb36x$6rI$hJCI4j3zXgprME%p?NE9Ll->!YcR}ghPBCU^2$VhwrH?`B<52npls*ZiPeJL^Q2Gp%J`1JKLFw~Q`T~@`2&FGU z>B~_13Y5MIrLRHh>rnazl)ee2Z$atXQ2Gv(z6+)ALFxNY`T>-F2&ErE>BrFY{}f6; zhl;;|(l4R(D=7UMO22{9Z=v)%DE%Hve}K{-q4Xyx{TWJsfzn^0^fxH|9ZLUz(m$c} zFDU&RO8@dctm>HQEi-5-V0C!q9cs5)#kNa`%qyz?Lq z0|Ub-4T=B36b_(ta2Z-Y+=9l}9VmSdD*hB2f5PvvKSK3` zXi)k52`c^>N`HaMW1~U#{D!)N36vN?{R;|cka?WUkaArBYR)JPNteWg11PG5m?7nb z2$U9MhSZNz%#eCf0ZOYuX&tCKJt%DerH!EBkBtVUOEaiEHX0;v1(hENnw5cp!Je6c z0Ytk%-GPq=xz__4PCigN07{2I=?Ewt1Emw7bPANtfYLcox&TU-K*O^PN>@O|YoK%k zlx~629Z5;hw3jAA=}Ay}GL)VIRW}1l&wme}mHBq4Wkqa72qaqD5ih~7G zj_^Qf0Vpj3l4M|DK&C-L5>R;=5Ql+*ff_W(Czg403X+mjTC~XL( zO`)_Ul(vP^j!^whP}&(vyFh7IDD4KN-9eTzFfd@FLGj`NRp$w%y`Z!=l=gwrzEIi^ zO8Z0U04N;@rGub!Fq95~(xFf~3`&PX=?Ewt38kZ;bTpKXfzq*1Iu1(5L+J!4od~6q zpy8ATrL$Nd^-B(v&V$kgP`U`JuNX>~Kzc_Jh9QB`m73SZVi;KgX*h? z(hX3$5lS~f%|oU^@zM;HZ-LUSP`V9Dw?obEgwowmx))0KL)A@y(i5Tf(2@qZdlJ;X z$xwOG@E40hC?{r58cz#ZY<)lwJy@ zmqF>}PGe>01C-tfr8hz8%}{y^l->%Zw?XOcPHSdp0F*umr4K>r!%+GNls*cjk3s3GM$f0+hZ8r7uD0%TW3Xl)eh3uR-bSQ2GXxz6qsoLFwC2`VN%73#IQt z>HARn0hE3Sr5{1*$58qSlzs}OpF!#8Q2GUwehH;tLFv~}`VBNcy@S#pp!6pw{RK*Y zgVH~s^e-s=2Wrk=DE$vg|A*3`Mjxo$U}A-oQ!K2IdXg1Nvq5QgD9r(-IiWNcl;(!g zJW!e!O7lT!ekd&fr3In15Y%1~C@lu1C7`qvl$L?ga!`HpP+9>>D?(`{D6I^oRiLyg zlvab%>QGt(N^3%CEhw!GrFEdRE|k`T()v)^07@G|X(K3Y45dw=v?-J}gVN?u+5$>j zLTM`~Z4ISuptLQNwu934P}%`XJ3?tEDD4cTU7)lply-yC?oiqTN_#?SFDUH|rG22Z zFO>F!(*96707?f!=^!W_45dS$bSRV#gVNzpIs!^ZLg^?d9Sx;ppmZ#hj)T(iP&xrh zCqn5YD4h(YQ=oJzlum=v=}eL0;Q)x=^0RZ7L=X?rRPEE1yFhslwJa*0WLW%%>|KQF`N8aA8BU)aRB<>X*e6_Xj+ zr6)gN6WJ`o9>zGijYDm60f)%s0~}i1va+%a$||Z13@i$hA95HX_yP)(IXU%tr!&dP z$w5?zButLvl%3qgDa13KNnTzaDmwWBr;Nr7CItlrh=9Zc7KT3${__gVKq!(}01;!D zyn$0>5|@}eT)PZRW+uWSnFOfnnM`o!$tXa@b|BO-I82V^lAavEB{I2!%Z?jvCP%~M zgIuzcw{Z#a?nZJ$!{onQvXeh?2~Bq3))3i)aIwsRREUcwXK>q1-ocfKO!d3tkOgON4194U=X03@0b?r65B4 zLc`>}eA1iW@V#N4BrG!dhLFZ&5n++ZDZ&DiRfKIOZx9xl+#xJ6xk6Y(KtVy@NJUkE z;ed+3g9rb4B_5Oma$ca>_=^ zsvwz}BC_1FO0u#LKEvdLBC?Y|iHIPHF-{f~l@^)JB(Eed4^h>~!T_?2VX}j$*yJox zA;mdN3Q7tJ5Xr+3Nr5>?8k#516_uSlNmN7)VU++x9m8BC=LA5-CO;4r6G9ky2_h^o z`HQI5WFs*VA%s&VL!=lcyNCsGBZQ|;?iG{fUBra2j$`sxG3UuV;z5(!#MLGjh>Hm! znan96tA?tSqab1o+dz(ks+%?Wrj+z#18EJ7eIS*P#MI!B3P~3Gk;ELKVv`%BMMU<4tb!zy zhJz3ZfypbRHAD`A%!VYch9-yv!{iInV)F2m+TaTnK7^#Sce136EH^@p+hkoC*~vvR zLa|4YRJB8O9z}ANJ5=l#l9&rz44(2DjzGi&jv<-XGWns5w8(KJovsj743iJYh)foc z6*HDol7og+3^epkfDC|&&4G%Y1Q`Jpi=AvJD?2$!Hem8GS+&UwQ|y%KgeZqt1+@NFtD&QFvv47WXm%s{Ab{ZWMN{1i@gSmNlb3g(n406 z1s3LrM^^d@EGDt}g4QY~B@u5124!gm28Id;ABG?Q|1&XEF$uxMN*sI`zD(YrD=~S2 zuE^#Sx=xIf<@Bxi3Yhr$p;ax1g5KmReHm^ffyur4vL+%TFa-B$ESv=HWy1#z+Z<(>##g_EQA}7E zQq40g-~-hYOblBXh4}fQVhV6E5kWzySOQdRE2Ef*2viId2oL@GZN5)gojDfmIm z+sY^+Bm@-$1q?{tHi*6TpoR*=0zHVrZO9hG#gHt9ifu=>I1i$CJF+EkF(k)8#daX< zP*C8jhiKlx2)9H5=DQsb7lIt901KI&2#Xb9KHiD2SOMm{orq9SfQ7;?WILc9*;SA1 z8kium#Za-`$d*8TvK!eFxEMT26c#|mt{}`i0Q1NdsAK9?85j=0e0&Arm;)=LS`4;VkD>k#C^1|^wiv4LI| z>RZSbLp^s3=D>Oeh6Yep2Zh3IWQ(D`yNzrKTnwJ78x){ocMujYfO+H&!r}!mAK!sl z%)qb!6f*T7i|-;VUI6p)U4)Mpzbv{M7DL4zAbflQ=Hmwli!XqD2lCuQgn1WWo_h#4ub$xo%qNc!22Ow( z_y}R(1ek%3;hGsH!1O*wSTX@-$rFTm8(`)=L72AzY@X$RCWfa712@17e2Oq|1I)l@ zj3Th&cFO|4$>;11CLgjFnk?WT#w`ddo3|uPmUYk8tQzLMZKd7p#Kep-XO_5@SCjU=)wh8 z`e$;Cqrv0_jzQdThxRO(Ea)UV`IDm>uLcubq0NKI8=a*2G??J-wn^Zd?B^sid6JXH zWG5$~$!DCjcm!ZxFj2^x{LV>g@)TzgUTr2}Sbb%)U~;9iEJB%$Lf&L8X9FI7m=|pn z^d?KWNb%}1A-m@!vYs9VzsdKUWfX*96;ux_2J{dX^(^3!xybOq zogb3GH(AbAX0nj02shlQkc7z(U8E9u6={zcCvVD7Q|x2n0y#z; u?C4qsh6Dc@8Ty#G5n_{nX2?#yl_A1|P{&X^nJ-g@2cd{z?`E^iSL^`l#ef-8K#wEnN z8=+gmVe(%t*~y={geHe@i%izx)|i~ZZ8!N5x6tGz+%}4Q%y2g*D6m58;bVq}LBfK` zj6AZFjd(;RH}MGZ@*`BIC`=CIk)7c{wHv2un=15w@7DA}lg_ja!PV?5Wd6YgCeq% zKZ%IQBg7n87(nh|n9U@wBrgw9*EspFh_vY(CIux01&GLDh$?|ONTxGG#2Drv>1>{C zDJngAhp5Qp38G^12>llzY6a#Z=@*!MQ&d(6;aVYx8ivVVM71UxiHQgyv|olu2~2ho z3!1!2Oo(?OlATj0pA>WEU4&#Z$7ELV$jP(Bg(kO%i%pIbSL0oZq`rIdS#jCP>%`S2 zTS$mZR*?{!EF^(!*%_E+2@*CU%b5^C9%NXwN1_7w>8iXAU6QE*i5w2 zlq|Qbk}Q-jF?p_({^SW#VnT9Ca!|2IsC|L|w6w;4kVZ(_XlP7@q?dz8Vogx7$y1~?CSQ;ilSg>6 z7bM>o2)A%JGn?k$nz+Yq3uweM?pS;B*TW|5HW#cNT#_!#2Aht z>1~-jQAS$vIFinz5LE)lk#xFF-YFwJSwL3ISV2hv8ZLJr;UaJXWExa#4n&OMB$C+N z$%eABlapivCf|}3n!G_)WAYnWJE)&jR2du=OjeYWog5@5f)GnsFgaFEc5B?Jz{1YJAkVIx$Xm(-)e|p>H#JioTdUKR>jd<51uO)qPA1 zg-pW2FtG)bEA?f$1q5Jxg~Q;7n^KmAT(LQK#T{j)?)$Rwe4ZNI0x$>L zC`{J%l%D*=Lrej#*yaJ)6HE+xOhQ6J5CeJ={3h3V%1kcu6yXsR6od)#P2S}xrKE>& zT@TE4dQ5QhdLH;qKIgeY0q%tmm?CS07eYXR?jRcZ9O8m>{P#oAEib0K<1?B?d{BB!+4hQHBXD(-_oPBN*yfc^SG{QyBobc?d`V delta 39 ucmZ>8m>{PV%s8J}fMGqe62nF2BnD#^Q3el|X$<#RA{fkAc^RBpQyBoNM+d$D