gingerBill 648c418fc4 Restrict riscv to only allow [base + disp] (i.e. disallow index*scale style things)

2026-08-21 14:31:58 +01:00

..

tablegen

Restrict riscv to only allow [base + disp] (i.e. disallow index*scale style things)

2026-08-21 14:31:58 +01:00

tables

Begin work on pseudo-aliases

2026-08-20 17:51:47 +01:00

tests

…

tools

…

clobber_types.odin

rexcode: riscv INSTRUCTION_TABLE which includes the clobber information

2026-08-20 11:43:26 +01:00

decoder.odin

rexcode: buffer-sizing helpers across all ISAs + naming-contract doc

2026-06-19 04:11:30 -04:00

encoder.odin

Mockout inline asm for riscv

2026-08-20 14:42:42 +01:00

encoding_types.odin

Begin work on pseudo-aliases

2026-08-20 17:51:47 +01:00

instructions.odin

…

mnemonic_builders.odin

…

mnemonics.odin

Begin work on pseudo-aliases

2026-08-20 17:51:47 +01:00

operands.odin

…

printer.odin

rexcode/isa: display-side label naming — address order, offset-keyed names

2026-08-03 20:52:11 -04:00

pseudo_aliases.odin

Begin work on pseudo-aliases

2026-08-20 17:51:47 +01:00

registers.odin

…

reloc.odin

…

tables.odin

Begin work on pseudo-aliases

2026-08-20 17:51:47 +01:00