Brendan Punsky
5b47f0ca29
rexcode/mips: MSA INSVE + DSP ASE 3-register/compare/shift forms
...
MSA INSVE (.B/.H/.W/.D element insert). DSP ASE three-register ops
(ADDU/SUBU/MULEQ/MULEU/MULQ/PRECRQ*/PICK/CMPGU, enc {RD,RS,RT}), the
variable shifts SHLLV/SHRAV/SHRLV (enc {RD,RT,RS} -- value is Rt, shift is
Rs), and the compares CMP/CMPU (.PH/.QB, {RS,RT}). 38 forms reusing the
existing GPR R-type slots. Spot-checked byte-exact vs llvm-mc; 281 tests
green.
2026-06-18 03:24:20 -04:00
..
2026-03-22 07:37:18 -07:00
2026-03-13 11:54:15 +01:00
2026-04-28 19:27:24 +02:00
2026-04-01 18:58:16 +02:00
2026-06-12 09:28:14 +02:00
2026-05-19 19:32:50 +09:00
2026-05-25 13:57:55 +03:00
2026-04-28 19:27:24 +02:00
2026-06-02 17:48:46 +09:00
2026-02-11 22:52:24 +01:00
2026-04-16 18:05:54 +01:00
2026-02-17 18:56:39 +01:00
2026-02-09 15:50:21 +01:00
2026-05-16 14:07:41 -04:00
2026-02-12 12:12:21 +01:00
2026-05-27 11:03:14 +01:00
2026-06-07 11:23:05 +10:00
2026-06-11 23:34:20 +02:00
2026-04-22 11:17:17 +01:00
2026-06-15 14:42:38 +01:00
2026-05-12 18:53:39 -04:00
2026-04-28 19:27:24 +02:00
2026-02-09 15:50:21 +01:00
2026-03-14 16:21:38 +00:00
2025-10-09 23:05:29 +02:00
2026-06-18 03:24:20 -04:00
2026-05-20 17:55:29 -07:00
2026-06-12 21:48:41 +02:00
2026-02-09 20:08:22 +01:00
2026-05-25 16:21:00 +01:00
2026-03-15 16:00:40 +00:00
2026-04-28 19:27:25 +02:00
2026-06-04 13:21:27 -04:00
2026-06-10 23:48:33 -06:00
2026-04-28 19:27:24 +02:00
2026-02-25 14:33:09 +01:00
2026-04-28 19:27:25 +02:00
2026-04-28 19:27:24 +02:00
2026-05-10 17:41:19 -04:00